One of the most important factors in getting the
maximum performance from any FPGA design is
proper coding of the design’s RTL description.
Certain seemingly minor decisions made while
crafting an RTL-level design can mean the difference
between a design operating at less than 100 MHz
and one operating at more than 400 MHz.
