Verilog-2001 Behavioral and Synthesis Enhancements
The Verilog 2001 Standard includes a number of enhancements that are targeted at simplifying designs improving designs and reducing design errors This paper details important enhancements that were added to the Verilog 2001 Standard that are intended to simplify behavioral modeling and to improve synthesis accuracy and efficiency Information is provided to explain the reasons behind the Verilog 2001 Standard enhancement implementations ">The Verilog 2001 Standard includes a number of enhancements that are targeted at simplifying designs improving designs and reducing design errors This paper details important enhancements that were added to the Verilog 2001 Standard that are intended to simplify behavioral modeling and to improve [更多]
- 粉丝: 0
- 资源: 1
- 我的内容管理 展开
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助