没有合适的资源?快使用搜索试试~ 我知道了~
I2C-bus specification and user manual
![star](https://csdnimg.cn/release/downloadcmsfe/public/img/star.98a08eaa.png)
温馨提示
![preview](https://dl-preview.csdnimg.cn/996028/0001-36771204e2ab7828c9b8f37c61f56298_thumbnail.jpeg)
![preview-icon](https://csdnimg.cn/release/downloadcmsfe/public/img/scale.ab9e0183.png)
试读
50页
Purchase of Philips I2C components conveys a license under the Philips’ I2C patent to use the components in the I2C system provided the system conforms to the I2C specification defined by Philips.
资源推荐
资源详情
资源评论
![pdf](https://img-home.csdnimg.cn/images/20210720083512.png)
![pdf](https://img-home.csdnimg.cn/images/20210720083512.png)
![pdf](https://img-home.csdnimg.cn/images/20210720083512.png)
![pdf](https://img-home.csdnimg.cn/images/20210720083512.png)
![pdf](https://img-home.csdnimg.cn/images/20210720083512.png)
![pdf](https://img-home.csdnimg.cn/images/20210720083512.png)
![zip](https://img-home.csdnimg.cn/images/20210720083736.png)
![pdf](https://img-home.csdnimg.cn/images/20210720083512.png)
![zip](https://img-home.csdnimg.cn/images/20210720083736.png)
![zip](https://img-home.csdnimg.cn/images/20210720083736.png)
![zip](https://img-home.csdnimg.cn/images/20210720083736.png)
![pdf](https://img-home.csdnimg.cn/images/20210720083512.png)
![docx](https://img-home.csdnimg.cn/images/20210720083331.png)
![zip](https://img-home.csdnimg.cn/images/20210720083736.png)
![](https://csdnimg.cn/release/download_crawler_static/996028/bg1.jpg)
UM10204
I
2
C-bus specification and user manual
Rev. 03 — 19 June 2007 User manual
Document information
Info Content
Keywords I2C, I2C-bus, Standard-mode, Fast-mode, Fast-mode Plus, Fm+, High Speed,
Hs, inter-IC, SDA, SCL
Abstract Philips Semiconductors (now NXP Semiconductors) developed a simple
bidirectional 2-wire bus for efficient inter-IC control. This bus is called the
Inter-IC or I
2
C-bus. Only two bus lines are required: a serial data line (SDA)
and a serial clock line (SCL). Serial, 8-bit oriented, bidirectional data transfers
can be made at up to 100 kbit/s in the Standard-mode, up to 400 kbit/s in the
Fast-mode, up to 1 Mbit/s in the Fast-mode Plus (Fm+), or up to 3.4 Mbit/s in
the High-speed mode.
![](https://csdnimg.cn/release/download_crawler_static/996028/bg2.jpg)
UM10204_3 © NXP B.V. 2007. All rights reserved.
User manual Rev. 03 — 19 June 2007 2 of 50
Contact information
For additional information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
NXP Semiconductors
UM10204
I
2
C-bus specification and user manual
Revision history
Rev Date Description
03 20070619 Many of today’s applications require longer buses and/or faster speeds. Fast-mode plus was
introduced to meet this need by increasing drive strength by as much as 10× and increasing
the data rate to 1 Mbit/s while maintaining downward compatibility to Fast-mode and
Standard-mode speeds and software commands.
Modifications:
• Re-ordered sections and clarified several requirements
• Added description of Fast-mode Plus (Fm+) specifications
• Added description of the Device ID Field
• Added Bus Clear procedures
• Moved level shifting information to a separate application note (AN10441)
• Clarified the process of sizing R
p
• Added limits for t
VD;DAT
and t
VD;ACK
2.1 2000 Version 2.1 of the I
2
C-bus specification
2.0 1998 The I
2
C-bus has become a de facto world standard that is now implemented in over
1000 different ICs and licensed to more than 50 companies. Many of today’s applications,
however, require higher bus speeds and lower supply voltages. This updated version of the
I
2
C-bus specification meets those requirements.
1.0 1992 Version 1.0 of the I
2
C-bus specification
Original 1982 first release
![](https://csdnimg.cn/release/download_crawler_static/996028/bg3.jpg)
UM10204_3 © NXP B.V. 2007. All rights reserved.
User manual Rev. 03 — 19 June 2007 3 of 50
NXP Semiconductors
UM10204
I
2
C-bus specification and user manual
1. Introduction
The I
2
C-bus is a de facto world standard that is now implemented in over 1000 different
ICs manufactured by more than 50 companies. Additionally, the versatile I
2
C-bus is used
in a variety of control architectures such as System Management Bus (SMBus), Power
Management Bus (PMBus), Intelligent Platform Management Interface (IPMI), and
Advanced Telecom Computing Architecture (ATCA).
This document will assist device and system designers to understand how the I
2
C-bus
works and implement a working application. Various operating modes are described. It
contains a comprehensive introduction to the I
2
C-bus data transfer, handshaking and bus
arbitration schemes. Detailed sections cover the timing and electrical specifications for the
I
2
C-bus in each of its operating modes.
Designers of I
2
C-compatible chips should use this document as a reference and ensure
that new devices meet all limits specified in this document. Designers of systems that
include I
2
C devices should review this document and also refer to individual component
data sheets.
2. I
2
C-bus features
In consumer electronics, telecommunications and industrial electronics, there are often
many similarities between seemingly unrelated designs. For example, nearly every
system includes:
• Some intelligent control, usually a single-chip microcontroller
• General-purpose circuits like LCD and LED drivers, remote I/O ports, RAM,
EEPROM, real-time clocks or A/D and D/A converters
• Application-oriented circuits such as digital tuning and signal processing circuits for
radio and video systems, temperature sensors, and smart cards
To exploit these similarities to the benefit of both systems designers and equipment
manufacturers, as well as to maximize hardware efficiency and circuit simplicity, Philips
Semiconductors (now NXP Semiconductors) developed a simple bidirectional 2-wire bus
for efficient inter-IC control. This bus is called the Inter IC or I
2
C-bus. All I
2
C-bus
compatible devices incorporate an on-chip interface which allows them to communicate
directly with each other via the I
2
C-bus. This design concept solves the many interfacing
problems encountered when designing digital control circuits.
Here are some of the features of the I
2
C-bus:
• Only two bus lines are required; a serial data line (SDA) and a serial clock line (SCL).
• Each device connected to the bus is software addressable by a unique address and
simple master/slave relationships exist at all times; masters can operate as
master-transmitters or as master-receivers.
• It is a true multi-master bus including collision detection and arbitration to prevent data
corruption if two or more masters simultaneously initiate data transfer.
• Serial, 8-bit oriented, bidirectional data transfers can be made at up to 100 kbit/s in
the Standard-mode, up to 400 kbit/s in the Fast-mode, up to 1 Mbit/s in Fast-mode
Plus, or up to 3.4 Mbit/s in the High-speed mode.
![](https://csdnimg.cn/release/download_crawler_static/996028/bg4.jpg)
UM10204_3 © NXP B.V. 2007. All rights reserved.
User manual Rev. 03 — 19 June 2007 4 of 50
NXP Semiconductors
UM10204
I
2
C-bus specification and user manual
• On-chip filtering rejects spikes on the bus data line to preserve data integrity.
• The number of ICs that can be connected to the same bus is limited only by a
maximum bus capacitance. More capacitance may be allowed under some
conditions. Refer to Section 7.2
.
Figure 1
shows an example of I
2
C-bus applications.
2.1 Designer benefits
I
2
C-bus compatible ICs allow a system design to rapidly progress directly from a
functional block diagram to a prototype. Moreover, since they ‘clip’ directly onto the
I
2
C-bus without any additional external interfacing, they allow a prototype system to be
modified or upgraded simply by ‘clipping’ or ‘unclipping’ ICs to or from the bus.
Here are some of the features of I
2
C-bus compatible ICs that are particularly attractive to
designers:
• Functional blocks on the block diagram correspond with the actual ICs; designs
proceed rapidly from block diagram to final schematic.
• No need to design bus interfaces because the I
2
C-bus interface is already integrated
on-chip.
• Integrated addressing and data-transfer protocol allow systems to be completely
software-defined.
Fig 1. Example of I
2
C-bus applications
I
2
C
A/D or D/A
Converters
I
2
C
General Purpose
I/O Expanders
I
2
C
LED Controllers
V
CC4
I
2
C
Repeaters/
Hubs/Extenders
I
2
C
DIP Switches
V
CC5
I
2
C
Slave
V
CC0
V
CC1
PCA9541
I
2
C
Master Selector/
Demux
I
2
C
Multiplexers
and Switches
V
CC2
I
2
C Port
via HW or
Bit Banging
I
2
C
Bus Controllers
MCUs
8
MCUs
I
2
C
Serial EEPROMs
LCD Drivers
(with I
2
C)
I
2
C
Real Time Clock/
Calendars
V
CC3
I
2
C
Temperature
Sensors
Bridges
(with I
2
C)
SPI
UART
USB
002aac85
8
![](https://csdnimg.cn/release/download_crawler_static/996028/bg5.jpg)
UM10204_3 © NXP B.V. 2007. All rights reserved.
User manual Rev. 03 — 19 June 2007 5 of 50
NXP Semiconductors
UM10204
I
2
C-bus specification and user manual
• The same IC types can often be used in many different applications.
• Design-time reduces as designers quickly become familiar with the frequently used
functional blocks represented by I
2
C-bus compatible ICs.
• ICs can be added to or removed from a system without affecting any other circuits on
the bus.
• Fault diagnosis and debugging are simple; malfunctions can be immediately traced.
• Software development time can be reduced by assembling a library of reusable
software modules.
In addition to these advantages, the CMOS ICs in the I
2
C-bus compatible range offer
designers special features which are particularly attractive for portable equipment and
battery-backed systems.
They all have:
• Extremely low current consumption
• High noise immunity
• Wide supply voltage range
• Wide operating temperature range.
2.2 Manufacturer benefits
I
2
C-bus compatible ICs not only assist designers, they also give a wide range of benefits
to equipment manufacturers because:
• The simple 2-wire serial I
2
C-bus minimizes interconnections so ICs have fewer pins
and there are not so many PCB tracks; result—smaller and less expensive PCBs.
• The completely integrated I
2
C-bus protocol eliminates the need for address decoders
and other ‘glue logic’.
• The multi-master capability of the I
2
C-bus allows rapid testing and alignment of
end-user equipment via external connections to an assembly-line.
• The availability of I
2
C-bus compatible ICs in a variety of leadless packages reduces
space requirements even more.
These are just some of the benefits. In addition, I
2
C-bus compatible ICs increase system
design flexibility by allowing simple construction of equipment variants and easy
upgrading to keep designs up-to-date. In this way, an entire family of equipment can be
developed around a basic model. Upgrades for new equipment, or enhanced-feature
models (i.e., extended memory, remote control, etc.) can then be produced simply by
clipping the appropriate ICs onto the bus. If a larger ROM is needed, it is simply a matter
of selecting a microcontroller with a larger ROM from our comprehensive range. As new
ICs supersede older ones, it is easy to add new features to equipment or to increase its
performance by simply unclipping the outdated IC from the bus and clipping on its
successor.
剩余49页未读,继续阅读
资源评论
![avatar-default](https://csdnimg.cn/release/downloadcmsfe/public/img/lazyLogo2.1882d7f4.png)
- SCLIREN2014-11-19I2C的总线资料,太完整了。非常感谢!
![avatar](https://profile-avatar.csdnimg.cn/49481bffae384d4b9a4d3731239ef8f5_myq999.jpg!1)
myq999
- 粉丝: 59
- 资源: 7
上传资源 快速赚钱
我的内容管理 展开
我的资源 快来上传第一个资源
我的收益
登录查看自己的收益我的积分 登录查看自己的积分
我的C币 登录后查看C币余额
我的收藏
我的下载
下载帮助
![voice](https://csdnimg.cn/release/downloadcmsfe/public/img/voice.245cc511.png)
![center-task](https://csdnimg.cn/release/downloadcmsfe/public/img/center-task.c2eda91a.png)
最新资源
- nacos适配人大金仓
- UDP TCP socket调试工具
- ACCT1002 Financial Accounting Dt2 2024 Exam Pictures.docx
- PPSUC网络对抗技术test paper
- C++ 2 BOOKS IN 1 - The Ultimate Beginners Guide To Mastering C++
- Vue+Proj4Leaflet实现地图瓦片(Nginx代理本地地图瓦片为网络url)加载并实现CRS投影转换(附资源下载)
- US3400-VB一款N-Channel沟道SOT23的MOSFET晶体管参数介绍与应用说明
- 建模比赛通常指的是数学建模竞赛,这是一种面向学生或专业人士的竞赛形式,旨在通过解决现实生活中的实际问题来评估参赛者的数学建模能力
- WallTest.cpp
- UPA3753GR-E1-AT-VB一款2个N-Channel沟道SOP8的MOSFET晶体管参数介绍与应用说明
资源上传下载、课程学习等过程中有任何疑问或建议,欢迎提出宝贵意见哦~我们会及时处理!
点击此处反馈
![feedback](https://img-home.csdnimg.cn/images/20220527035711.png)
![feedback](https://img-home.csdnimg.cn/images/20220527035711.png)
![feedback-tip](https://img-home.csdnimg.cn/images/20220527035111.png)
安全验证
文档复制为VIP权益,开通VIP直接复制
![dialog-icon](https://csdnimg.cn/release/downloadcmsfe/public/img/green-success.6a4acb44.png)