axi4stream_vip_axi4streampc.sv,systemverilog,xilinx_vip,D:/vivado/Vivado/2019.2/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv,incdir="$ref_dir/../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/0eaf/hdl"incdir="$ref_dir/../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="$ref_dir/../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/0eaf/hdl"incdir="../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm"incdir="../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0"incdir="../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"
axi_vip_axi4pc.sv,systemverilog,xilinx_vip,D:/vivado/Vivado/2019.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv,incdir="$ref_dir/../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/0eaf/hdl"incdir="$ref_dir/../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="$ref_dir/../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/0eaf/hdl"incdir="../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm"incdir="../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0"incdir="../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"
xil_common_vip_pkg.sv,systemverilog,xilinx_vip,D:/vivado/Vivado/2019.2/data/xilinx_vip/hdl/xil_common_vip_pkg.sv,incdir="$ref_dir/../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/0eaf/hdl"incdir="$ref_dir/../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="$ref_dir/../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/0eaf/hdl"incdir="../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm"incdir="../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0"incdir="../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"
axi4stream_vip_pkg.sv,systemverilog,xilinx_vip,D:/vivado/Vivado/2019.2/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv,incdir="$ref_dir/../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/0eaf/hdl"incdir="$ref_dir/../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="$ref_dir/../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/0eaf/hdl"incdir="../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm"incdir="../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0"incdir="../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"
axi_vip_pkg.sv,systemverilog,xilinx_vip,D:/vivado/Vivado/2019.2/data/xilinx_vip/hdl/axi_vip_pkg.sv,incdir="$ref_dir/../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/0eaf/hdl"incdir="$ref_dir/../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="$ref_dir/../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/0eaf/hdl"incdir="../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm"incdir="../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0"incdir="../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"
axi4stream_vip_if.sv,systemverilog,xilinx_vip,D:/vivado/Vivado/2019.2/data/xilinx_vip/hdl/axi4stream_vip_if.sv,incdir="$ref_dir/../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/0eaf/hdl"incdir="$ref_dir/../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="$ref_dir/../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/0eaf/hdl"incdir="../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm"incdir="../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0"incdir="../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"
axi_vip_if.sv,systemverilog,xilinx_vip,D:/vivado/Vivado/2019.2/data/xilinx_vip/hdl/axi_vip_if.sv,incdir="$ref_dir/../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/0eaf/hdl"incdir="$ref_dir/../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="$ref_dir/../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/0eaf/hdl"incdir="../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm"incdir="../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0"incdir="../../../../axi_dma_loop.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../axi_dma_loop.srcs/sources_1/b
FPGA MPSoC_XCZU4EV实现AXI DMA环路测试（VITIS实现）.zip
版权申诉
138 浏览量
2023-04-27
14:27:16
上传
评论
收藏 89.98MB ZIP 举报
FPGA MPSoC_XCZU4EV实现AXI DMA环路测试（VITIS实现）.zip （2000个子文件） 
208551c06261001c1eddc163004d33e2 1KB 60dc1ec06261001c1eddc163004d33e2 1KB 60e55bc06261001c1eddc163004d33e2 1KB 7078d2403c61001c1eddc163004d33e2 9KB 70beebbf6261001c1eddc163004d33e2 1KB __synthesis_is_complete__ 0B __synthesis_is_complete__ 0B __synthesis_is_complete__ 0B __synthesis_is_complete__ 0B __synthesis_is_complete__ 0B __synthesis_is_complete__ 0B __synthesis_is_complete__ 0B libxil.a 4.72MB libxil.a 3.84MB libxil.a 2.28MB libxil.a 2.28MB libgcc.a 1.73MB libc.a 1.02MB libxilsecure.a 587KB libxilsecure.a 586KB libxilskey.a 576KB libm.a 576KB libxilpm.a 573KB libxilfpga.a 295KB libxilffs.a 48KB libgloss.a 22KB .analytics 2KB assumedExternalFilesCache 4B runme.bat 229B runme.bat 229B runme.bat 229B runme.bat 229B runme.bat 229B runme.bat 229B runme.bat 229B runme.bat 229B bd_afc3.bd 101KB bd_afc3.bd 101KB design_1.bd 24KB design_1_wrapper.bif 225B design_1_wrapper.bit 7.44MB design_1_wrapper.bit 7.44MB design_1_wrapper.bit 7.44MB design_1_wrapper.bit 7.44MB design_1_wrapper.bit 7.44MB bd_afc3.bxml 13KB design_1.bxml 6KB ffunicode.c 1.87MB psu_init.c 633KB psu_init.c 633KB psu_init.c 633KB psu_init.c 633KB psu_init_gpl.c 632KB psu_init_gpl.c 632KB psu_init_gpl.c 632KB ff.c 223KB xfsbl_ddr_init.c 214KB xilskey_eps_zynqmp.c 102KB xilfpga_pcap.c 75KB pm_clock.c 70KB xsysmonpsu.c 69KB xsysmonpsu.c 69KB xsysmonpsu.c 69KB pm_api_sys.c 64KB xaxipmon.c 63KB xaxipmon.c 63KB xaxipmon.c 63KB pm_core.c 60KB pm_ddr.c 58KB xfsbl_initialization.c 56KB xfsbl_partition_load.c 52KB xaxidma_bdring.c 52KB xaxidma_bdring.c 52KB xaxidma_bdring.c 52KB pm_reset.c 49KB xsecure.c 48KB xsecure.c 48KB xsecure_aes.c 46KB xsecure_aes.c 46KB xilskey_utils.c 43KB xzdma.c 41KB xzdma.c 41KB xzdma.c 41KB xresetps.c 40KB xresetps.c 40KB xresetps.c 40KB xfsbl_qspi.c 40KB xscugic.c 38KB xscugic.c 38KB xilskey_eps_zynqmp_puf.c 37KB xclockps_mux.c 35KB xclockps_mux.c 35KB xclockps_mux.c 35KB pm_power.c 34KB xfsbl_plpartition_valid.c 33KB xfsbl_handoff.c 32KB xcsudma.c 32KB xcsudma.c 32KB xcsudma.c 32KB pm_cfg_obj.c 31KB共 2000 条
- 1
- 2
- 3
- 4
- 5
- 6
- 20
资源评论
