/*****************************************************************************
* MODIFICATION HISTORY:
*
* Ver Who Date Changes
* ----- ---- -------- ---------------------------------------------------
* 3.02a sdm 05/30/11 Added Xuint64 typedef and XUINT64_MSW/XUINT64_LSW macros
* 3.02a sdm 06/27/11 Added INST_SYNC and DATA_SYNC macros for all the CPUs
* 3.02a sdm 07/07/11 Updated ppc440 boot.S to set guarded bit for all but
* cacheable regions
* Update ppc440/xil_cache.c to use CACHEABLE_REGION_MASK
* generated by the cpu driver, for enabling caches
* 3.02a sdm 07/08/11 Updated microblaze cache flush APIs based on write-back/
* write-thru caches
* 3.03a sdm 08/20/11 Updated the tag/data RAM latency values for L2CC
* Updated the MMU table to mark OCM in high address space
* as inner cacheable and reserved space as Invalid
* 3.03a sdm 08/20/11 Changes to support FreeRTOS
* Updated the MMU table to mark upper half of the DDR as
* non-cacheable
* Setup supervisor and abort mode stacks
* Do not initialize/enable L2CC in case of AMP
* Initialize UART1 for 9600bps in case of AMP
* 3.03a sdm 08/27/11 Setup abort and supervisor mode stacks and don't init SMC
* in case of AMP
* 3.03a sdm 09/14/11 Added code for performance monitor and L2CC event
* counters
* 3.03a sdm 11/08/11 Updated microblaze xil_cache.h file to include
* xparameters.h file for CR630532 - Xil_DCacheFlush()/
* Xil_DCacheFlushRange() functions in standalone BSP v3_02a
* for MicroBlaze will invalidate data in the cache instead
* of flushing it for writeback caches
* 3.04a sdm 11/21/11 Updated to initialize stdio device for 115200bps, for PS7
* 3.04a sdm 01/02/12 Updated to clear cp15 regs with unknown reset values
* Remove redundant dsb/dmb instructions in cache maintenance
* APIs
* Remove redundant dsb in mcr instruction
* 3.04a sdm 01/13/12 Updated MMU table to mark DDR memory as Shareable
* 3.05a sdm 02/02/12 Removed some of the defines as they are being generated through
* driver tcl in xparameters.h. Update the gcc/translationtable.s
* for the QSPI complete address range - DT644567
* Removed profile directory for armcc compiler and changed
* profiling setting to false in standalone_v2_1_0.tcl file
* Deleting boot.S file after preprocessing for armcc compiler
* 3.05a asa 03/11/12 Updated the function Xil_EnableMMU in file xil_mmu.c to
* invalidate the caches before enabling back the MMU and
* D cache.
* 3.05a asa 04/15/12 Updated the function Xil_SetTlbAttributes in file
* xil_mmu.c. Now we invalidate UTLB, Branch predictor
* array, flush the D-cache before changing the attributes
* in translation table. The user need not call Xil_DisableMMU
* before calling Xil_SetTlbAttributes.
* 3.06a asa/ 06/17/12 Removed the UART initialization for Zynq. For PEEP, the UART
* sgd initialization is present. Changes for this were done in
* uart.c and xil-crt0.s.
* Made changes in xil_io.c to use volatile pointers.
* Made changes in xil_mmu.c to correct the function
* Xil_SetTlbAttributes.
* Changes are made xil-crt0.s to initialize the static
* C++ constructors.
* Changes are made in boot.s, to fix the TTBR settings,
* correct the L2 Cache Auxiliary register settings, L2 cache
* latency settings.
* 3.07a asa/ 07/16/12 Made changes in cortexa9/xtime_l.c, xtime_l.h, sleep.c
* sgd usleep.c to use global timer instead of CP15.
* Made changes in cortexa9/gcc/translation_table.s to map
* the peripheral devices as shareable device memory.
* Made changes in cortexa9/gcc/xil-crt0.s to initialize
* the global timer.
* Made changes in cortexa9/armcc/boot.S to initialize
* the global timer.
* Made changes in cortexa9/armcc/translation_table.s to
* map the peripheral devices as shareable device memory.
* Made changes in cortexa9/gcc/boot.S to optimize the
* L2 cache settings. Changes the section properties for
* ".mmu_tbl" and ".boot" sections in cortexa9/gcc/boot.S
* and cortexa9/gcc/translation_table.S.
* Made changes in cortexa9/xil_cache.c to change the
* cache invalidation order.
* 3.07a asa 08/17/12 Made changes across files for Cortexa9 to remove
* compilation/linking issues for C++ compiler.
* Made changes in mb_interface.h to remove compilation/
* linking issues for C++ compiler.
* Added macros for swapb and swaph microblaze instructions
* mb_interface.h
* Remove barrier usage (SYNCHRONIZE_IO) from xil_io.c
* for CortexA9.
* 3.07a asa 08/30/12 Updated for CR 675636 to provide the L2 Base Address
* 3.07a asa 08/31/12 Added xil_printf.h include
* 3.07a sgd 09/18/12 Corrected the L2 cache enable settings
* Corrected L2 cache sequence disable sequence
* 3.07a sgd 10/19/12 SMC NOR and SRAM initialization with compiler option
* 3.09a asa 01/25/13 Updated to push and pop neon registers into stack for
* irq/fiq handling.
* Relocated COUNTS_PER_SECOND from sleep.c to xtime_l.h. This
* fixes the CR #692094.
* 3.09a sgd 02/14/13 Fix for CRs 697094 (SI#687034) and 675552.
* 3.10a srt 04/18/13 Implemented ARM Erratas.
* Cortex A9 Errata - 742230, 743622, 775420, 794073
* L2Cache PL310 Errata - 588369, 727915, 759370
* Please refer to file 'xil_errata.h' for errata
* description.
* 3.10a asa 05/04/13 Added support for L2 cache in MicroBlaze BSP. The older
* cache APIs were corresponding to only Layer 1 cache
* memories. New APIs were now added and the existing cache
* related APIs were changed to provide a uniform interface
* to flush/invalidate/enable/disable the complete cache
* system which includes both L1 and L2 caches. The changes
* for these were done in:
* src/microblaze/xil_cache.c and src/microblaze/xil_cache.h
* files.
* Four new files were added for supporting L2 cache. They are:
* microblaze_flush_cache_ext.S-> Flushes L2 cache
* microblaze_flush_cache_ext_range.S -> Flushes a range of
* memory in L2 cache.
* microblaze_invalidate_cache_ext.S-> Invalidates L2 cache
* microblaze_invalidate_cache_ext_range -> Invalidates a
* range of memory in L2 cache.
* These changes are done to implement PR #697214.
* 3.10a asa 05/13/13 Modified cache disable APIs at src/cortexa9/xil_cache.c to
* fix the CR #706464. L2 cache disabling happens independent
* of L1 data cache disable operation. Changes are done in the
* same file in cache handling APIs to do a L2 cache sync
* (poll reg7_?cache_?sync). This fixes CR #700542.
* 3.10a asa 05/20/13 Added API/Macros for enabling and disabling nested
* interrupts for ARM. These are done to fix the CR#699680.
* 3.10a srt 05/20/13 Made changes in cache maintenance APIs to do a proper cach
* sync operation. This fixes the CR# 716781.
* 3.11a asa 09/07/13 Updated armcc specific BSP files to have proper support
* for armcc toolchain.
* Modified asm_vectors.S (gcc) and asm_vectors.s (armcc) to
* fix issues related to NEON context saving. The assembly
* routines for IRQ and FIQ handling are modified.
* Deprecated the older BSP (3.10a).
* 3.11a asa 09/22/13 Fix for CR#732704. Cache APIs are modified to avoid
* various potential issues. Made changes i
没有合适的资源?快使用搜索试试~ 我知道了~
ZYNQ7015实现QSPI驱动读写Flash数据【Vitis实现】
共2000个文件
h:620个
c:435个
d:257个
1.该资源内容由用户上传,如若侵权请联系客服进行举报
2.虚拟产品一经售出概不退款(资源遇到问题,请及时私信上传者)
2.虚拟产品一经售出概不退款(资源遇到问题,请及时私信上传者)
版权申诉
0 下载量 138 浏览量
2022-12-26
15:51:18
上传
评论
收藏 12.78MB ZIP 举报
温馨提示
ZYNQ7015驱动程序,主控芯片为XC7Z015CLG485-2,支持移植到XC7Z015系列芯片,Vitis实现。 一分价钱一分货,项目代码可顺利编译运行~
资源推荐
资源详情
资源评论
收起资源包目录
ZYNQ7015实现QSPI驱动读写Flash数据【Vitis实现】 (2000个子文件)
__synthesis_is_complete__ 0B
libxil.a 837KB
libxil.a 834KB
librsa.a 12KB
librsa.a 12KB
libxilffs.a 11KB
.analytics 3KB
assumedExternalFilesCache 4B
runme.bat 305B
system.bd 37KB
system.bda 5KB
system.bda 5KB
system.bda 5KB
system.bda 5KB
system.bda 5KB
system.bda 5KB
system.bda 5KB
system.bda 5KB
system.bda 5KB
system.bda 5KB
system_wrapper.bif 129B
system.bif 111B
BOOT.BIN 102KB
system.bxml 3KB
ffunicode.c 1.87MB
ps7_init_gpl.c 351KB
ps7_init_gpl.c 351KB
ps7_init_gpl.c 351KB
ps7_init_gpl.c 351KB
ps7_init.c 351KB
ps7_init.c 351KB
ps7_init.c 351KB
ps7_init.c 351KB
ps7_init.c 351KB
ff.c 247KB
xadcps.c 53KB
xadcps.c 53KB
xdmaps.c 51KB
xdmaps.c 51KB
xqspips.c 50KB
xqspips.c 50KB
xscugic.c 50KB
xscugic.c 50KB
xil_cache.c 45KB
xil_cache.c 45KB
xil_cache.c 45KB
xil_cache.c 45KB
xil_util.c 39KB
xil_util.c 39KB
xil_util.c 39KB
xil_util.c 39KB
xil_testmem.c 37KB
xil_testmem.c 37KB
xil_testmem.c 37KB
xil_testmem.c 37KB
image_mover.c 36KB
main.c 36KB
xscugic_hw.c 34KB
xscugic_hw.c 34KB
xil_exception.c 28KB
xil_exception.c 28KB
xil_exception.c 28KB
xil_exception.c 28KB
xdevcfg.c 28KB
xdevcfg.c 28KB
xil_mpu.c 23KB
xil_mpu.c 23KB
qspi.c 23KB
xil_cache.c 23KB
xil_cache.c 23KB
xuartps_options.c 23KB
xuartps_options.c 23KB
xuartps.c 21KB
xuartps.c 21KB
pcap.c 21KB
xil_cache.c 16KB
xil_cache.c 16KB
xil_cache.c 16KB
xil_cache.c 16KB
xpm_counter.c 16KB
xpm_counter.c 16KB
xpm_counter.c 16KB
xpm_counter.c 16KB
diskio.c 15KB
mpu.c 15KB
mpu.c 15KB
xil_misc_psreset_api.c 14KB
xil_misc_psreset_api.c 14KB
xil_misc_psreset_api.c 14KB
xil_misc_psreset_api.c 14KB
md5.c 14KB
xil_misc_psreset_api.c 14KB
xil_misc_psreset_api.c 14KB
xil_spinlock.c 14KB
xil_spinlock.c 14KB
xil_spinlock.c 14KB
xil_spinlock.c 14KB
mpu.c 14KB
mpu.c 14KB
xqspips_options.c 13KB
共 2000 条
- 1
- 2
- 3
- 4
- 5
- 6
- 20
资源评论
不脱发的程序猿
- 粉丝: 26w+
- 资源: 5872
上传资源 快速赚钱
- 我的内容管理 展开
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
最新资源
- 分布式编程作业1的源代码
- 该库为 ASR 提供了常见的语音特征,包括 MFCC 和滤波器组能量 .zip
- 该存储库将包含基本的 Python 编程问题及其解决方案 .zip
- 该存储库包含 100 多个 Python 编程练习问题,以不同的方式进行讨论、解释和解决.zip
- 虚拟 Python 环境构建器.zip
- 洪涝灾害应急信息-JAVA-基于springBoot洪涝灾害应急信息管理系统设计与实现(毕业论文+PPT)
- 嗨玩旅游网站-JAVA-基于springboot嗨玩旅游网站设计与实现(毕业论文+PPT)
- 艰难学习 Python3 的代码.zip
- 个性化旅游推荐-JAVA-基于springboot个性化旅游推荐系统的设计与实现(毕业论文+PPT)
- 腾讯云 API 3.0 SDK for Python.zip
资源上传下载、课程学习等过程中有任何疑问或建议,欢迎提出宝贵意见哦~我们会及时处理!
点击此处反馈
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功