XC7K410T实现UART串口通信【Verilog HDL驱动】 （256个子文件） 
__synthesis_is_complete__ 0B _info 6KB _info 4KB _info 149B _info 149B _vmake 29B _vmake 29B elaborate.bat 1KB simulate.bat 993B compile.bat 905B simulate.bat 834B compile.bat 828B runme.bat 305B runme.bat 305B top_uart_packet.bit 15.14MB xsim_1.c 9KB xsim.dbg 26KB u_ila_0.dcp 595KB top_uart_packet_routed.dcp 366KB dbg_hub.dcp 357KB top_uart_packet_physopt.dcp 334KB top_uart_packet_placed.dcp 334KB top_uart_packet_opt.dcp 242KB top_uart_packet.dcp 104KB tb_top_uart_packet_compile.do 909B tb_top_uart_packet_simulate.do 638B tb_top_uart_packet_wave.do 351B
xsimk.exe 106KB exempt0hztjx 388B exempt77277c 532B exempt7q67qa 148B exempt7zk7z5 512KB exemptdnc3ky 512KB exemptjtj3ww 200B hw_ila_data_1.ila 84KB .xsim_webtallk.info 64B modelsim.ini 126KB xsimSettings.ini 1KB xsim.ini 40B vivado.jou 980B vivado.jou 977B webtalk_1872.backup.jou 940B webtalk.jou 940B webtalk_20396.backup.jou 926B webtalk_19544.backup.jou 926B webtalk_2892.backup.jou 925B webtalk_8980.backup.jou 925B ISEWrap.js 8KB ISEWrap.js 8KB rundef.js 1KB rundef.js 1KB runme.log 34KB runme.log 21KB elaborate.log 4KB simulate.log 2KB compile.log 2KB xvlog.log 2KB compile.log 2KB webtalk_1872.backup.log 1009B webtalk.log 1009B webtalk_20396.backup.log 995B webtalk_19544.backup.log 995B webtalk_8980.backup.log 994B webtalk_2892.backup.log 994B ss19796.2454110360560.log 540B xsimkernel.log 348B simulate.log 50B xsimcrash.log 0B top_uart_packet.lpr 343B xsim.mem 8KB top_uart_packet.mpf 104KB top_uart_packet.cr.mti 2KB xsim_0.win64.obj 54KB xsim_1.win64.obj 6KB vivado.pb 35KB place_design.pb 23KB route_design.pb 15KB opt_design.pb 11KB xelab.pb 7KB xvlog.pb 3KB init_design.pb 3KB write_bitstream.pb 2KB phys_opt_design.pb 2KB top_uart_packet_power_summary_routed.pb 867B top_uart_packet_utilization_placed.pb 289B top_uart_packet_utilization_synth.pb 289B vivado.pb 149B top_uart_packet_timing_summary_routed.pb 109B top_uart_packet_methodology_drc_routed.pb 52B top_uart_packet_route_status.pb 44B top_uart_packet_drc_routed.pb 37B top_uart_packet_drc_opted.pb 37B top_uart_packet_bus_skew_routed.pb 30B tb_uart_packet_top_vlog.prj 512B tb_top_uart_packet_vlog.prj 506B _lib.qdb 48KB _lib.qdb 48KB _lib.qdb 48KB _lib.qdb 48KB _lib1_2.qdb 32KB共 256 条
- 1
- 2
- 3
资源评论
不脱发的程序猿
- 粉丝: 26w+
- 资源: 5816
最新资源
- 2023-04-06-项目笔记 - 第三百零八阶段 - 4.4.2.306全局变量的作用域-306 -2025.11.05
- Carla 0.9.15编译的zlib-1.2.13.zip
- Carla 0.9.15编译的xerces-c-3.23-src
- 【完整源码+数据库】基于Spring SchedulingConfigurer 实现动态定时任务
- Java Web应用集成支付宝支付功能【附完整源码及数据库设计】
- mysql驱动文件mysql
- python网络编程入门基础
- 基于SpringBoot 整合 AOP完整源码示例
- python基础，python进程和线程
- Java Web 实验项目 初步实现maven和idea的整合
资源上传下载、课程学习等过程中有任何疑问或建议，欢迎提出宝贵意见哦~我们会及时处理！
点击此处反馈
