Contents
ARM IHI 0022C Copyright © 2003-2010 ARM. All rights reserved. v
ID030610 Non-Confidential
4.4 Burst type ................................................................................................................. 4-5
4.5 Burst address ........................................................................................................... 4-7
Chapter 5 Additional Control Information
5.1 Cache support ......................................................................................................... 5-2
5.2 Protection unit support ............................................................................................. 5-4
Chapter 6 Atomic Accesses
6.1 About atomic accesses ............................................................................................ 6-2
6.2 Exclusive access ..................................................................................................... 6-3
6.3 Locked access ......................................................................................................... 6-6
Chapter 7 Response Signaling
7.1 About response signaling ........................................................................................ 7-2
7.2 Response types ....................................................................................................... 7-3
Chapter 8 Ordering Model
8.1 About the Ordering model ........................................................................................ 8-2
8.2 Transfer ID fields ..................................................................................................... 8-3
8.3 Read ordering .......................................................................................................... 8-4
8.4 Normal write ordering .............................................................................................. 8-5
8.5 Write data interleaving ............................................................................................. 8-6
8.6 Read and write interaction ....................................................................................... 8-7
8.7 Interconnect use of ID fields .................................................................................... 8-8
8.8 Recommended width of ID fields ............................................................................. 8-9
Chapter 9 Data Buses
9.1 About the data buses ............................................................................................... 9-2
9.2 Write strobes ............................................................................................................ 9-3
9.3 Narrow transfers ...................................................................................................... 9-4
9.4 Byte invariance ........................................................................................................ 9-5
Chapter 10 Unaligned Transfers
10.1 About unaligned transfers ...................................................................................... 10-2
10.2 Examples ............................................................................................................... 10-3
Chapter 11 Clock and Reset
11.1 Clock and reset requirements ................................................................................ 11-2
Chapter 12 Low-power Interface
12.1 About the low-power interface ............................................................................... 12-2
12.2 Low-power clock control ........................................................................................ 12-3
Chapter 13 AXI4
13.1 Burst support ......................................................................................................... 13-2
13.2 Quality of service signaling .................................................................................... 13-3
13.3 Multiple region interfaces ....................................................................................... 13-5
13.4 Write response dependencies ............................................................................... 13-6
13.5 AWCACHE and ARCACHE Attributes ................................................................... 13-8
13.6 Ordering requirements for Non-modifiable transactions ...................................... 13-10
13.7 Updated meaning of Read Allocate and Write Allocate ....................................... 13-11
13.8 Memory types ...................................................................................................... 13-14
13.9 Mismatched Attributes ......................................................................................... 13-19
13.10 Transaction buffering ........................................................................................... 13-20
13.11 Use of device memory types ............................................................................... 13-21
13.12 Legacy considerations ......................................................................................... 13-22
13.13 Ordering model .................................................................................................... 13-23
13.14 User signals ......................................................................................................... 13-28
