没有合适的资源?快使用搜索试试~ 我知道了~
SiI9034/9134 HDMI Transmitter Programmerʼs Reference
需积分: 21 16 下载量 156 浏览量
2015-03-24
20:05:08
上传
评论
收藏 3.13MB PDF 举报
温馨提示
SiI9034/9134 HDMI Transmitter Programmerʼs Reference 网上很难找的
资源推荐
资源详情
资源评论
This document was watermarked on 01-08-2008 at 15:35:33 local time.
Silicon Image
Confidential
for
Nanjing Talent Electronic
Technology Co., Ltd.
Internal Use Only
Programmer’s Reference
SiI9034/9134 HDMI Transmitter
Programmerʼs Reference
Document # SiI-PR-0039-F
Silicon Image
Confidential
for
Nanjing Talent Electronic
Technology Co., Ltd.
Internal Use Only
SiI9034/9134 HDMI Transmitter
Programmerʼs Reference
Silicon Image, Inc.
May 2008
Copyright Notice
Copyright © 2008 Silicon Image, Inc. All rights reserved. These materials contain proprietary and confidential
information (including trade secrets, copyright and other interests) of Silicon Image, Inc. You may not use these
materials except only for your bona fide non-commercial evaluation of your potential purchase of products and/or
services from Silicon Image or its affiliates, and/or only in connection with your purchase of products and/or services
from Silicon Image or its affiliates, and only in accordance with the terms and conditions herein. You have no right to
copy, modify, transfer, sublicense, publicly display, create derivative works of or distribute these materials, or otherwise
make these materials available, in whole or in part, to any third party.
Trademark Acknowledgment
Silicon Image™, VastLane™, SteelVine™, PinnaClear™, Simplay™, Simplay HD™, Satalink™, and TMDS™ are
trademarks or registered trademarks of Silicon Image, Inc. in the United States and other countries. HDMI™, the HDMI
logo and High-Definition Multimedia Interface™ are trademarks or registered trademarks of, and are used under license
from, HDMI Licensing, LLC.
Further Information
To request other materials, documentation, and information, contact your local Silicon Image, Inc. sales office or visit
the Silicon Image, Inc. web site at www.siliconimage.com
.
Revision History
Revision Date Comment
A 12/2006 First production draft
B 03/2007 Updated Data Control and HDMI Control Registers
C 04/2007 Updated DDC I
2
C Status Register Information
D 08/2007 Updated Device Revision and Ri Command registers
E 12/2007 Clarified and corrected content throughout, multi-word tables broken up, editorial cleanup
F 5/2008 Added appendix for PLL set up
© 2008 Silicon Image. Inc.
ii © 2008 Silicon Image, Inc. CONFIDENTIAL SiI-PR-0039-F
Silicon Image
Confidential
for
Nanjing Talent Electronic
Technology Co., Ltd.
Internal Use Only
SiI9034/9134 HDMI Transmitter
Programmerʼs Reference
Silicon Image, Inc.
Table of Contents
SiI-PR-0039-F © 2008 Silicon Image, Inc. CONFIDENTIAL iii
Introduction ..........................................................................................................................................................................1
Register Maps...................................................................................................................................................................1
Document Conventions ....................................................................................................................................................2
Base Register Set..................................................................................................................................................................3
Vendor ID Register...........................................................................................................................................................3
Device ID Register ...........................................................................................................................................................3
Device Revision Register .................................................................................................................................................3
Software Reset Register....................................................................................................................................................3
System Control Register #1..............................................................................................................................................4
System Status Register .....................................................................................................................................................4
Legacy Registers...............................................................................................................................................................5
System Control Register #4..............................................................................................................................................5
Data Control Register .......................................................................................................................................................5
HDCP Register Set ...............................................................................................................................................................6
HDCP Control Register ....................................................................................................................................................6
HDCP BKSV Register......................................................................................................................................................7
HDCP AN Register ..........................................................................................................................................................7
HDCP AKSV Register .....................................................................................................................................................7
HDCP Ri Register ............................................................................................................................................................8
HDCP Ri 128 Compare Register......................................................................................................................................8
HDCP I Counter Register .................................................................................................................................................8
Automatic Ri Check .............................................................................................................................................................8
Ri Status Register .............................................................................................................................................................8
Ri Command Register ......................................................................................................................................................9
Ri Line Start Register .....................................................................................................................................................10
Ri From RX Registers ....................................................................................................................................................10
Ri Debug Registers.........................................................................................................................................................10
DE Generator Register Set..................................................................................................................................................11
Video DE Delay Register ...............................................................................................................................................12
Video DE Control Register.............................................................................................................................................12
Video DE Top Register ..................................................................................................................................................12
Video DE Count Register ...............................................................................................................................................13
Video DE Line Register..................................................................................................................................................13
Video H Resolution Register..........................................................................................................................................13
Video V Refresh Register...............................................................................................................................................13
Video Embedded Sync Decoding Registers .......................................................................................................................14
Video Interlace Adjustment Register..............................................................................................................................14
Video SYNC Polarity Detection Register.......................................................................................................................14
Video Hbit to HSYNC Register .....................................................................................................................................15
Video Field2 HSYNC Offset Register............................................................................................................................15
Video HSYNC Length Register .....................................................................................................................................15
Video Vbit to VSYNC Register .....................................................................................................................................15
Video VSYNC Length Register .....................................................................................................................................16
Video Control Register...................................................................................................................................................16
Video Action Enable Register ........................................................................................................................................17
Video Mode Register (SiI9034)......................................................................................................................................18
Video Mode Register (SiI9134)......................................................................................................................................19
Video Blanking Registers...............................................................................................................................................20
Video VSYNC Length Register (SiI9134) .....................................................................................................................20
Interrupt Registers ..............................................................................................................................................................21
Interrupt State Register...................................................................................................................................................21
Interrupt Source Registers ..............................................................................................................................................22
Register INTR1...........................................................................................................................................................22
Register INTR2...........................................................................................................................................................23
Register INTR3...........................................................................................................................................................24
Silicon Image
Confidential
for
Nanjing Talent Electronic
Technology Co., Ltd.
Internal Use Only
SiI9034/9134 HDMI Transmitter
Programmerʼs Reference
Silicon Image, Inc.
Interrupt Unmask Register..............................................................................................................................................24
Interrupt Control Register...............................................................................................................................................25
TMDS Control Registers ....................................................................................................................................................26
TMDS C Control Register ..............................................................................................................................................26
TMDS Control Register #1.............................................................................................................................................26
TMDS Control Register #2.............................................................................................................................................28
TMDS Control Register #3.............................................................................................................................................28
TMDS Control Register #4.............................................................................................................................................29
Repeater Authentication Enable Register .......................................................................................................................29
DDC Master Registers........................................................................................................................................................30
DDC I
2
C Manual Register ..............................................................................................................................................30
DDC I
2
C Target Slave Address Register ........................................................................................................................30
DDC I
2
C Target Segment Address Register ...................................................................................................................30
DDC I
2
C Target Offset Address Register.......................................................................................................................30
DDC I
2
C Data Count Register ........................................................................................................................................31
DDC I
2
C Status Register.................................................................................................................................................31
DDC I
2
C Command Register..........................................................................................................................................32
DDC I
2
C Data Register...................................................................................................................................................33
DDC I
2
C FIFO Count Register.......................................................................................................................................33
ROM Registers ...................................................................................................................................................................33
ROM Status Register ......................................................................................................................................................33
ROM Command Register ...............................................................................................................................................34
Audio Registers ..................................................................................................................................................................35
ACR Control Register.....................................................................................................................................................35
ACR Audio Frequency Register .....................................................................................................................................35
ACR N Software Value Register ....................................................................................................................................36
ACR CTS Software Value Register................................................................................................................................36
ACR CTS Hardware Value Register ..............................................................................................................................36
Audio In Mode Register .................................................................................................................................................37
Audio In S/PDIF Control Register..................................................................................................................................37
Audio In S/PDIF Extracted Fs and Length Register.......................................................................................................38
Audio In I
2
S Channel Swap Register..............................................................................................................................38
Audio Error Threshold Register......................................................................................................................................39
Audio In I
2
S Data In Map Register.................................................................................................................................39
Audio In I
2
S Control Register (SiI9034).........................................................................................................................40
Audio In I
2
S Control Register (SiI9134).........................................................................................................................40
Audio In I
2
S Channel Status Register Word 1 (9034) ....................................................................................................41
Audio In I
2
S Channel Status Register Word 1 (9134)* ..................................................................................................41
Audio In I
2
S Channel Status Register Word 2................................................................................................................41
Audio In I
2
S Channel Status Register Word 3................................................................................................................41
Audio In I
2
S Channel Status Register Word 4 (9034) ....................................................................................................41
Audio In I
2
S Channel Status Register Word 4 (9134)* ..................................................................................................42
Audio In I
2
S Channel Status Register Word 5 (9034) ....................................................................................................42
Audio In I
2
S Channel Status Register Word 5 (9134)
1
...................................................................................................43
Audio Sample Rate Conversion Register (SiI9034) .......................................................................................................45
Audio Sample Rate Conversion Register (SiI9134) .......................................................................................................45
Audio I
2
S Input Length Register (SiI9034) ....................................................................................................................46
Audio I
2
S Input Length Register (SiI9134) ....................................................................................................................46
Audio Mode Switching Sequence...............................................................................................................................46
HDMI Control Register (SiI9034)..................................................................................................................................47
HDMI Control Register (SiI9134)..................................................................................................................................48
Audio Path Status Register .............................................................................................................................................49
Diagnostic Power Down Register...................................................................................................................................49
InfoFrame Registers............................................................................................................................................................50
CEA-861D InfoFrame Control #1 Register....................................................................................................................51
CEA-861D InfoFrame Control #2 Register....................................................................................................................52
CEA-861D InfoFrame Registers.....................................................................................................................................53
iv © 2008 Silicon Image, Inc. CONFIDENTIAL SiI-PR-0039-F
Silicon Image
Confidential
for
Nanjing Talent Electronic
Technology Co., Ltd.
Internal Use Only
SiI9034/9134 HDMI Transmitter
Programmerʼs Reference
Silicon Image, Inc.
SPD InfoFrame Registers ...............................................................................................................................................54
Audio InfoFrame Registers.............................................................................................................................................55
MPEG InfoFrame Registers ...........................................................................................................................................56
Generic Packet Registers ................................................................................................................................................57
General Control Packet Register ....................................................................................................................................58
Generic Packet #2 Registers ...........................................................................................................................................59
Appendices .........................................................................................................................................................................60
Handling Audio ..............................................................................................................................................................61
Enabling Audio Inputs................................................................................................................................................61
Encoding Audio on HDMI .........................................................................................................................................62
Handling DVD Audio.................................................................................................................................................63
Handling Video...............................................................................................................................................................65
Programming Video Input Mode and Video Output Mode ........................................................................................65
Deep-Color Video Data (SiI9134 Transmitter Only) .................................................................................................66
Handling Interlaced Video..........................................................................................................................................67
480i Input....................................................................................................................................................................70
480i Multiplexed YCbCr 4:2:2 Embedded Sync Input...........................................................................................70
480i Multiplexed YCbCr 4:2:2 Embedded Sync Input – Adjustment for CEA-861D ...........................................71
480i YCbCr 4:2:2 Multiplexed YC Separate Sync Input .......................................................................................72
576i Input....................................................................................................................................................................73
576i YCbCr 4:2:2 Embedded Sync Input...............................................................................................................73
576i YCbCr 4:2:2 Embedded Sync Input – Adjustment for CEA-861D................................................................74
576i YCbCr 4:2:2 Multiplexed YC Separate Sync Input .......................................................................................75
480p Input...................................................................................................................................................................76
480p RGB Input .....................................................................................................................................................76
480p YCbCr 4:4:4 Separate Sync Input .................................................................................................................77
480p YCbCr 4:2:2 Separate Sync Input .................................................................................................................78
480p YCbCr 4:2:2 Embedded Sync Input ..............................................................................................................79
480p YCbCr 4:2:2 Embedded Sync Input – Adjustment for CEA-861D...............................................................80
576p Input...................................................................................................................................................................81
576p RGB Input .....................................................................................................................................................81
576p YCbCr 4:4:4 Separate Sync Input .................................................................................................................82
576p YCbCr 4:2:2 Separate Sync Input .................................................................................................................83
576p YCbCr 4:2:2 Embedded Sync Input ..............................................................................................................84
576p YCbCr 4:2:2 Embedded Sync Input – Adjustment for CEA-861D...............................................................85
720p Input...................................................................................................................................................................86
720p RGB Input .....................................................................................................................................................86
720p YCbCr 4:4:4 Separate Sync Input .................................................................................................................87
720p YCbCr 4:2:2 Separate Sync Input .................................................................................................................88
720p YCbCr 4:2:2 Embedded Sync Input ..............................................................................................................89
720p YCbCr 4:2:2 Embedded Sync Input – Adjustment for CEA-861D...............................................................90
1080i Input..................................................................................................................................................................91
1080i RGB Input ....................................................................................................................................................91
1080i YCbCr 4:4:4 Separate Sync Input ................................................................................................................92
1080i YCbCr 4:2:2 Separate Sync Input ................................................................................................................93
1080i YCbCr 4:2:2 Embedded Sync Input .............................................................................................................94
1080i YCbCr 4:2:2 Embedded Sync Input – Adjustment for CEA-861D..............................................................95
1080p Input.................................................................................................................................................................96
1080p RGB Input....................................................................................................................................................96
1080p YCbCr 4:4:4 Separate Sync Input ...............................................................................................................97
1080p YCbCr 4:2:2 Separate Sync Input ...............................................................................................................98
1080p YCbCr 4:2:2 Embedded Sync Input ............................................................................................................99
1080p YCbCr 4:2:2 Embedded Sync Input – Adjustment for CEA-861D...........................................................100
Handling InfoFrames and General Control Packets .....................................................................................................101
AVI InfoFrames........................................................................................................................................................101
General Control Packets ...........................................................................................................................................103
Handling Audio Content Protection (ACP) Packets.................................................................................................106
SiI-PR-0039-F © 2008 Silicon Image, Inc. CONFIDENTIAL v
剩余133页未读,继续阅读
资源评论
laoguochsh
- 粉丝: 0
- 资源: 1
上传资源 快速赚钱
- 我的内容管理 展开
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
最新资源
资源上传下载、课程学习等过程中有任何疑问或建议,欢迎提出宝贵意见哦~我们会及时处理!
点击此处反馈
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功