REM
REM Vivado(TM)
REM htr.txt: a Vivado-generated description of how-to-repeat the
REM the basic steps of a run. Note that runme.bat/sh needs
REM to be invoked for Vivado to track run status.
REM Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
REM
vivado -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
使用fpga实现的密码锁
需积分: 0 78 浏览量
2023-03-11
21:00:05
上传
评论 2
收藏 1.05MB ZIP 举报
使用fpga实现的密码锁 （105个子文件） 
__synthesis_is_complete__ 0B runme.bat 229B runme.bat 229B top.bit 2.09MB top_routed.dcp 344KB top_placed.dcp 299KB top_opt.dcp 209KB top.dcp 91KB
usage_statistics_webtalk.html 29KB vivado.jou 2KB vivado.jou 730B vivado.jou 724B ISEWrap.js 7KB ISEWrap.js 7KB rundef.js 1KB rundef.js 1KB runme.log 30KB runme.log 25KB vivado.log 5KB coded_locked_3.lpr 343B vivado.pb 51KB route_design.pb 12KB place_design.pb 12KB opt_design.pb 11KB write_bitstream.pb 3KB init_design.pb 2KB top_power_summary_routed.pb 722B top_utilization_placed.pb 242B top_utilization_synth.pb 242B vivado.pb 149B top_methodology_drc_routed.pb 53B top_timing_summary_routed.pb 52B top_route_status.pb 44B top_drc_routed.pb 37B top_drc_opted.pb 37B top_bus_skew_routed.pb 30B top_io_placed.rpt 97KB top_methodology_drc_routed.rpt 38KB top_clock_utilization_routed.rpt 12KB top_utilization_placed.rpt 9KB top_power_routed.rpt 8KB top_timing_summary_routed.rpt 7KB top_utilization_synth.rpt 7KB top_control_sets_placed.rpt 4KB top_drc_routed.rpt 2KB top_drc_opted.rpt 2KB top_bus_skew_routed.rpt 829B top_route_status.rpt 588B top_power_routed.rpx 162KB top_methodology_drc_routed.rpx 59KB top_timing_summary_routed.rpx 26KB top_drc_routed.rpx 2KB top_drc_opted.rpx 2KB top_bus_skew_routed.rpx 982B .route_design.begin.rst 183B .write_bitstream.begin.rst 183B .opt_design.begin.rst 183B .place_design.begin.rst 183B .init_design.begin.rst 183B .vivado.begin.rst 181B .vivado.begin.rst 181B .init_design.end.rst 0B .vivado.end.rst 0B .Vivado_Implementation.queue.rst 0B .write_bitstream.end.rst 0B .route_design.end.rst 0B .place_design.end.rst 0B .opt_design.end.rst 0B .vivado.end.rst 0B .Vivado_Synthesis.queue.rst 0B ISEWrap.sh 2KB ISEWrap.sh 2KB runme.sh 1KB runme.sh 1KB top.tcl 6KB top.tcl 3KB
htr.txt 391B htr.txt 383B top.vdi 25KB top.vds 30KB gui_handlers.wdf 6KB synthesis.wdf 5KB project.wdf 4KB java_command_handlers.wdf 1010B synthesis_details.wdf 100B project.wpc 121B top_propImpl.xdc 8KB usage_statistics_webtalk.xml 42KB gen_run.xml 7KB webtalk_pa.xml 5KB gen_run.xml 3KB hw.xml 781B vrs_config_4.xml 542B vrs_config_9.xml 542B vrs_config_12.xml 542B vrs_config_10.xml 542B vrs_config_5.xml 542B vrs_config_7.xml 542B vrs_config_3.xml 347B vrs_config_11.xml 347B共 105 条
- 1
- 2
资源评论
glwl_
- 粉丝: 0
- 资源: 1
最新资源
- request-validator.cpython-37
- pygments.lexers.javascript ~~~~~~~~~~~~~~~~~~~~~~~~~~
- 简单小游戏制作-飞行棋
- Python数学建模例子.rar
- Java项目-基于SSM+JSP的校园外卖配送系统的设计与实现（源码+万字LW+部署视频+代码讲解视频+全套软件）
- Color-Transformer introduction
- FastStone Capture屏幕长截图软件包
- Table IoT物联网工具，简单快速的搭建物联网服务平台
- zheng2020 ecg new dataset-12 lead-add-label
- """YOLOv5-specific modules Usage: $ python path/to/models/y
资源上传下载、课程学习等过程中有任何疑问或建议，欢迎提出宝贵意见哦~我们会及时处理！
点击此处反馈
