Abstract This standard describes VITA 46.0 Advanced Module Format for VMEbus systems, an evolutionary step forward for the provision of high-speed interconnects in harsh-environment applications. Foreword VME has been the de-facto bus standard for Commercial off the Shelf ( COTS ) Circuit Card Assemblies since the 1980’s. VME boards have proven to be remarkably capable of evolving to support newer technologies with innovations such as VME Subsystem Bus, PCI Mezzanine Cards (PMC’s) and VME320. However, advances in technologies, appearing particularly in interconnects, have demonstrated the need for an advance in system development. This advance needs to accommodate high speed interconnect, particularly serial interconnects, and higher power delivery in concert with better heat removal. This draft standard addresses these needs in the context of IEEE 1101 form factor modules. Other specifications may address alternate outlines, such as VITA-48 (Draft). Because electronics miniaturization is driving the plug-in module I/O count, most system interconnects will need: Multi-gigabit differential technology Core computing cluster switched fabrics Serial RapidIO, PCI Express, Advanced Switching Interconnect Sufficient ports to enable distributed switching or centralized switching The plethora of high-speed interfaces available for tomorrow’s plug-in modules: Network interfaces (Fibre Channel, 10 GbE XAUI, Infiniband…,) Digital video (TMDS, PanelLink, OpenLDI…) Mass storage interface (Fibre Channel, Serial ATA…,) FPGA-based inter-board connections (e.g. Xilinx RocketIO) Custom sensor interfaces VITA 46 provides an evolutionary roadmap for VME users: To leverage the broad spectrum of high-speed interconnect technologies Backward compatibility with VME bus electrical, software and selected mechanicals Enables heterogeneous architectures which preserve existing investments in COTS-based systems Addresses both 3U and 6U form factors with commonality Harsh environment fit ‘designed-in’ up front in the standard Rugged air or conduction-cooled form factors High value placed on rear-panel I/O High-speed connector survivability/compliance
剩余74页未读,继续阅读
- 粉丝: 3
- 资源: 2
- 我的内容管理 展开
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
最新资源
- 《认识计算机桌面》教案.doc
- 《软件工程》期末考试参考题及答案.doc
- 《软件工程》期末考试及答案.doc
- 《软件工程》经典考试例题复习试题-重点知识点(含答案)(良心出品必属精品).doc
- 《软件工程》经典考试例题复习题-重点知识点(含答案)(良心出品必属精品).docx
- 《软件工程》考试及答案A卷B卷.doc
- python-ldap-3.4.4-cp311-cp311-win-amd64.whl
- 【推荐】logistic分析(可编辑修改).ppt
- 基于opencv的dnn模块实现Yolo-Fastest的目标检测python源码+模型+说明(高分项目).zip
- 使用Python调用微信本地ocr服务.zip
- 1
- 2
- 3
- 4
- 5
- 6
前往页