飞思卡尔智能车--摄像头资料2.zip_智能车中期答辩资源-CSDN文库

共2个文件

txt：1个

pdf：1个

版权申诉

毕业设计

电子设计

课程设计

154 浏览量 2023-09-04 17:22:47 上传评论收藏 228KB ZIP 举报

资源推荐

资源详情

资源评论

收起资源包目录

飞思卡尔智能车--摄像头资料2.zip （2个子文件）

飞思卡尔智能车--摄像头资料2_readme.txt 36B

飞思卡尔智能车--摄像头资料2.pdf 267KB

OmniVision Technologies, Inc.930 Thompson Place Sunnyvale, CA 94086 U.S.A.

Tel: (408) 733-3030Fax: (408) 733-3061

e-mail: [email protected]

Website: http://www.ovt.com

OV6620/OV6120

Advanced Information

Preliminary

Version 1.11, 14 May 1999

Array Elements (CIF)

(QCIF)

356 x 292

(176 x 144)

Pixel Size 9.0 x 8.2 µm

Image Area 3.1 x 2.5 mm

Max Frames/Sec Up to 60 FPS

Electronic

Exposure

Up to 500 : 1

(for selected FPS)

Scan Mode progressive

Gamma Correction 0.45/.55/1.0

Min. Illumination

(3000K)

OV6620 - < 3 lux @ f1.2

OV6120 - < 0.5 lux @ f1.2

S/N Ratio

(Digital Camera Out)

> 48 dB

(AGC = Off, Gamma = 1)

FPN < 0.03% V

P-P

Dark Current < 0.2 nA/cm

Dynamic Range > 72 dB

Power Supply

5VDC, ±5% (Anal.)

5VDC or 3.3VDC (DIO)

Power

Requirements

< 80mW Active

< 30µW Standby

Package 48 pin LCC

OV6620/OV6120 PIN ASSIGNMENTS

ASUB

VRCAP2

FREX

AGCEN

RESET

SVDD

SGND

MULT

SDA

SCL

DEVDD

DEGND

AGND

AVDD

PWDN

VRCAP1

VRCAP3

IICB

VTO

ADVDD

ADGND

VSYNC/CSYS

FODD/CLK

HREF/VSFRAM

DGND

DOVDD

PWDB/PCLK

CS0/Y7

CS2/Y6

SHARP/Y5

CS1/Y4

RGB/Y3

G2X/Y2

CBAR/Y0

BW/CHSYNC

UV7/B8

UV6ABKEN

UV5/MIR

UV4

UV3

UV2/QCIF

V1/CCIR656

V0/GAMMA

XCLK1

XCLK2

DVDD

DGND

OV6620/OV6120

General Description

The OV6620 (color) and OV6120 (black and white) CMOS Im-

age sensors are single-chip video/imaging camera devices

designed to provide a high level of functionality in a single,

small-footprint package. Both devices incorporate a 352 x 288

image array capable of operating up to 60 frames per second

image capture. Proprietary sensor technology utilizes ad-

vanced algorithms to cancel Fixed Pattern Noise (FPN), elim-

inate smearing, and drastically reduce blooming. All needed

camera functions including exposure control, gamma, gain,

white balance, color matrix, windowing, and more, are pro-

grammable through an I

C interface. Both devices can be pro-

grammed to provide image output in either 8-bit or 16-bit

digital formats.

Applications include: Video Conferencing, Video Phone, Vid-

eo Mail, Still Image, and PC Multimedia.

OV6620 SINGLE-CHIP CMOS CIF COLOR DIGITAL CAMERA

OV6120 SINGLE-CHIP CMOS CIF B&W DIGITAL CAMERA

Features

n 101,376 pixels, 1/4” lens, CIF/QCIF format

n Progressive scan read out

n Data format - YCrCb 4:2:2, GRB 4:2:2, RGB Raw Data

n 8/16 bit video data: CCIR601, CCIR656, ZV port

n Wide dynamic range, anti-blooming, zero smearing

n Electronic exposure / Gain / white balance control

n Image enhancement - brightness, contrast, gamma,

saturation, sharpness, window, etc.

n Internal/external synchronization

n Frame exposure/line exposure option

n 5-Volt operation, low power dissipation

–< 80 mW active power

–< 10 µA in power-save mode

n Gamma correction (0.45/0.55/1.00)

n I

C programmable (400 kb/s):

– color saturation, brightness, contrast, white balance,

exposure time, gain

Table 1. Pin Description

Pin No. Name Pin Type Function/Description

01 SVDD V

Array power (+5VDC)

02 RESET Function

(Default = 0)

Chip Reset, active high

03 AGCEN Function

(Default = 0)

Automatic Gain Control (AGC) selection

“0” - Disable AGC

“1” - Enable AGC

NOTE: This function is disabled when OV6620/OV6120 sensor is config-

ured in I

C mode.

04 FREX Function

(Default = 0)

Frame Exposure Control

“0” - Disable Frame Exposure Control

“1” - Enable Frame Exposure Control

05 VRCAP2 V

ref

(2.5V) Array reference. Connect to ground through 0.1 uF capacitor.

06 ASUB V

Analog substrate voltage

07 AGND V

Analog ground

08 AVDD V

Analog power supply (+5VDC)

09 PWDN Function

(Default = 0)

Power down mode selection

“0” - normal mode

“1” - power down mode

10 VrCAP1 N/C

Internal voltage reference. Connect to ground through 0.1 µF capacitor.

11 VrCAP3 Internal voltage reference. Connect to ground through 1 µF capacitor.

12 IICB Function

(Default = 0)

C enable selection

“0” - Enable I

“1” - Enable autocontrol mode

13 VTO O Luminance Composite Signal Output

14 ADVDD V

Analog power supply (+5VDC)

15 ADGND V

Analog signal ground

16 VSYNC/CSYS I/O Vertical sync output. At power up, read as CSYS.

17 FODD/CLK I/O Field ID FODD output or main clock output

18 HREF/VSFRAM I/O HREF output. At power up, read as VSFRAM

19 UV7/B8 I/O Bit 7 of U video component output. At power up, sampled as B8.

20 UV6/ABKEN I/O Bit 6 of U video component output. At power up, sampled as ABKEN.

21 UV5/MIR I/O Bit 5 of U video component output. At power up, sampled as MIR.

22 UV4 I/O Bit 4of U video component output.

23 UV3 I/O Bit 3 of U video component output.

OV6620/OV6120

SINGLE IC CMOS COLOR AND B/W DIGITAL CAMERAS

OMNIVISION TECHNOLOGIES, Inc.

14 May 1999 Version 1.11 3

OV6620/OV6120

SINGLE IC CMOS COLOR AND B/W DIGITAL CAMERAS

OMNIVISION TECHNOLOGIES, Inc.

Advanced Information

Preliminary

24 UV2/QCIF I/O Bit 2 of U video component output. At power up, sampled as QCIF.

25 UV1/CC656 I/O Bit 1 of U video component output. At power up, sampled as CC656.

26 UV0/GAMMA I/O Bit 0 of U video component output. At power up, sampled as GAMMA.

27 XCLK1 I Crystal clock input

28 XCLK2 O Crystal clock output

29 DVDD V

Digital power supply (+5VDC)

30 DGND V

Digital ground

31 DOGND V

Digital interface output buffer ground

32 DOVDD V

Digital interface output buffer power supply (+5VDC)

33 PCLK/PWDB I/O PCLK output. At power up sampled as PWDB.

34 Y7/CS0 I/O Bit 7 of Y video component output. At power up, sampled as CS0.

35 Y6/CS2 I/O Bit 6 of Y video component output. At power up, sampled as CS2.

36 Y5/SHARP I/O Bit 5 of Y video component. At power up, sampled as SHARP.

37 Y4/CS1 I/O Bit 4 of Y video component. At power up, sampled as CS1

38 Y3/RGB I/O Bit 3 of Y video component output. At power up, sampled as RGB.

39 Y2/G2X I/O Bit 2 of Y video component output. At power up, sampled as G2X.

40 Y1 I/O Bit 1 of Y video component output.

41 Y0/CBAR I/O Bit 0 of Y video component output. At power up, sampled as CBAR.

42 CHSYNC/BW I/O CHSYNC output. At power up, sampled as BW.

43 DEGND V

Decoder ground.

44 DEVDD V

Decoder power supply (+5VDC)

45 SCL I

C serial interface clock input

46 SDA I/O

C serial interface data input and output.

47 MULT Function

(Default = 0)

C slave selection

“0” - Select single slave ID

“1” - Enable multiple (8) slaves

48 SGND V

Array ground

Table 1. Pin Description

Pin No. Name Pin Type Function/Description

OV6620/OV6120

4 Version 1.11 14 May 1999

SINGLE IC CMOS COLOR AND B/W DIGITAL CAMERAS

OMNIVISION TECHNOLOGIES, Inc.

Advanced Information

Preliminary

Figure 1. OV6620/OV6120 CMOS Image Sensor Block Diagram

AWBTH/

VTO

image

row select

column sense amp

array

GAMMA

white

exposure

detect

control

balance

detect

AWB

AGCEN

XVCLK1

(356x292)

1/2

sys-clk

FODD

VSYNCHREF

PCLK

video timing generator

FZEX

exposure control

FREZ

CHSYNC

ADC

formatter

Y(7:0)

UV(7:0)

interface

SCL SDA

registers

video port

ADC

IICB

analog processing

FSIN

MIR

DENB

PROG

AWBTM

1.1 Overview

Referring to Figure 1, OV6620/OV6120 CMOS Image

Sensor Block Diagram below, the OV6620 sensor in-

cludes a 356 x 292 resolution image array, an analog

signal processor, dual 8-bit Analog-to-Digital convert-

ers, analog video multiplexer, digital data formatter and

video port, I

C interface and registers, digital controls in-

cluding timing block, exposure, and black and white

balance.

The OV6620/OV6120 sensor is a 1/4-inch CMOS imag-

ing device. The sensor contains approximately 101,376

pixels. Its design is based on a field integration read-out

system with line-by-line transfer and an electronic shut-

ter with a synchronous pixel read out scheme. The color

filter of the sensor consists of a primary color RG/GB ar-

ray arranged in line-alternating fashion.

1. Functional Description

(Note: References to color features do not apply to the OV6120 B&W Digital Image Sensor.)

14 May 1999 Version 1.11 5

OV6620/OV6120

SINGLE IC CMOS COLOR AND B/W DIGITAL CAMERAS

OMNIVISION TECHNOLOGIES, Inc.

Advanced Information

Preliminary

1.2 Analog Processor Circuits

1.2.1 Overview

The image is captured by the 356 x 592 pixel image ar-

ray and routed to the analog processing section where

the majority of signal processing occurs. This block con-

tains the circuitry which performs color separation, ma-

trixing, Automatic Gain Control (AGC), gamma

correction, color correction, color balance, black level

calibration, “knee” smoothing, aperture correction, and

controls for picture luminance, chrominance, and anti-

alias filtering. The analog video signals are based on

the following formula:

Y = 0.59G + 0.31R + 0.11B

U = R-Y

V = B-Y

where R,G,B are the equivalent color components in

each pixel.

A YCrCb format is also supported, based on the formula

below:

Y = 0.59G + 0.31R + 0.11B

Cr = 0.713 x (R - Y)

Cb = 0.564 x (B - Y)

The YCrCb/RGB Raw Data signal from the analog pro-

cessing section is fed to two on-chip 8-bit Analog-to-

Digital (A-to-D) converters: one for the Y/RG channel

and one shared by the CrCb/BG channels. The A-to-D

converted data stream is further conditioned in the digi-

tal formatter. The processed signal is delivered to the

digital video port through the video multiplexer which

routes the user-selected 16-, 8-, or 4-bit video data the

correct output pins.

The on-chip 8-bit A-to-D converters operate at up to 9

MHz, fully synchronous to the pixel rate. Actual conver-

sion rate is set as a function of the frame rate. A-to-D

black-level calibration circuitry ensures the following:

–the black level of Y/RGB is normalized to a value of 16

–the peak white level is limited to 240

–CrCb black level is 128

–Peak/Bottom is 240/16

–RGB raw data output range is 16/240

(Note: Values 0 and 255 are reserved for sync flag)

1.2.2 Image Processing

The algorithm used for the electronic exposure control

is based on the brightness of the full image. The expo-

sure is optimized for a “normal” scene which assumes

the subject is well lit relative to the background. In situ-

ations where the image is not well lit, the Automatic Ex-

posure Control (AEC) White/Black ratio may be

adjusted to suit the needs of the application.

Additional on-chip functions include Automatic Gain

Control (AGC) which provides a gain boost of up to

24dB. White balance control enables setting of proper

color temperature and can be programmed for automat-

ic or manual operation. Separate saturation, brightness,

contrast, and sharpness adjustments allow for further

fine tuning of the picture quality and characteristics. The

OV6620 image sensor also provides control over the

White Balance ratio for increasing/decreasing the im-

age field Red/Blue component ratio. The sensor pro-

vides a default setting which may be sufficient for many

applications.

1.2.3 Windowing

The windowing feature of the OV6620/OV6120 image

sensors allows user-definable window sizing as re-

quired by the application. Window size setting (in pixels)

ranges from 2 x 2 to 356 x 292, and can be positioned

anywhere inside the 356 x 292 boundary. Note that

modifying window size and/or position does not change

frame or data rate. The OV6620/OV6120 imager alters

the assertion of the HREF signal to be consistent with

the programmed horizontal and vertical region. The de-

fault output window is 352 x 288.

1.2.4 Zoom Video Port (ZV)

The OV6620/OV6120 image sensor includes a Zoom

Video (ZV) function that supports standard ZV Port in-

terface timing. Signals available include VSYNC,

CHSYNC, PCLK and 16-bit data bus: Y[7:0] and

UV[7:0]. The rising edge of PCLK clocks data into the

ZV port. See Figure 2, Zoom Video Port Timing below.

评论收藏

内容反馈

版权申诉

大锤爱编程

粉丝: 1253
资源: 980

飞思卡尔智能车--摄像头资料2.zip

飞思卡尔 智能车 资料

飞思卡尔智能车资料

飞思卡尔智能汽车资料

2016年第十一届恩智浦杯（飞思卡尔智能车）竞赛------摄像头组.zip

飞思卡尔--智能小车各种文档

竞赛资料源码-2016年第十一届恩智浦杯（飞思卡尔智能车）竞赛------摄像头组.zip

第十一届恩智浦杯（飞思卡尔智能车）竞赛-摄像头组参赛源码.zip

飞思卡尔摄像头组资料

飞思卡尔智能车资料汇总

飞思卡尔智能车摄像头组的摄像头

飞思卡尔摄像头的全部资料

飞思卡尔智能车摄像头组

飞思卡尔智能车竞赛2016年B车摄像头示例代码.zip

竞赛资料源码-飞思卡尔智能车竞赛2016年B车摄像头示例代码.zip

竞赛资料源码-FS飞思卡尔智能车上位机摄像头组开源代码.zip

第十七届全国大学生智能车竞赛-四轮摄像头组.zip

竞赛资料源码-飞思卡尔摄像头组.zip

飞思卡尔智能车基本资料

飞思卡尔\飞思卡尔智能车摄像头资料4

智能车大赛资料--飞思卡尔

feisikaer.zip_飞思卡尔_飞思卡尔智能车

飞思卡尔智能车摄像头组程序

飞思卡尔智能车竞赛2016年B车摄像头源码+项目说明.zip

毕设&课设&项目&竞赛-飞思卡尔智能车竞赛2016年B车摄像头示例代码.zip

4.9.zip_CCD_CCD智能车_摄像头 智能车_摄像头组C车_飞思卡尔 摄像头

飞思卡尔智能小车大赛摄像头组参赛源码+项目说明.zip

飞思卡尔电智能车控制及驱动电路板.zip

最新资源

飞思卡尔智能车资料

4.9.zip_CCD_CCD智能车_摄像头智能车_摄像头组C车_飞思卡尔摄像头