瑞萨 rh850 用户手册

所需积分/C币:47 2016-12-16 11:06:31 54.36MB PDF
91
收藏 收藏
举报

瑞萨 汽车电子芯片RH850 用户手册
Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the cmos device stays in the area between VIL (MAX)and VIH(MIN) due to noise, etc, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between VIL(MAX)and VIH (MIN) Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc, causing malfunction. CMOS devices behave differently than Bipolar or NMos devices. Input levels of Cmos devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to power supply or GNd via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device A strong electric field, when exposed to a mos device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred environmental control must be adequate When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands Similar precautions need to be taken for pw boards with mounted semiconductor devices Power-on does not necessarily define the initial status of a mos device Immediately after the power source is turned on, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, l/o settings or contents of registers a device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current. The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device Do not input signals or an l/0 pull-up power supply while the device is not powered. The current injection that results from input of such a signal or 1/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements Input of signals during the power off state must be judged separately y for each device and according to related specifications governing the device This manual is intended for users who wish to understand the functions of the RH850/F1H and design application systems using the RH850/F1H microcontrollers This manual is intended to give users an understanding of the hardware functions of the rh850/FlH shown in the below This manual is divided into two parts: Hardware(this manual) and Software (RH850G3M User's Manual: Software) Hardware Software Pin functions Overview CPU function Processor model On-chip peripheral functions Register Reference Flash memory programming Exceptions and Interrupts Memory Management Instruction Reference Reset Appendix It is assumed that the readers of this manual have general knowledge in the fields of electrical engineering, logic circuits, and microcontrollers To understand the overall functions of the rh85o/f1H >Read this manual according to the Contents To understand the details of an instruction function See RH850G3M Users Manual: Software available separately The yy bit of the xxx register'is described as the xX yyy bit in this manual Note with caution that if xxyyy"is described as is in a program, however, the compiler assembler cannot recognize it correctly Data significance: Higher digits on the left and lower digits on the right Active low representation: xxx(overscore over pin or signal name) Memory map address: Higher addresses on the top and lower addresses on the bottom Note: Footnote for item marked with note in the text Caution: Information requiring particular attention Remark: Supplementary information Numeric representation: Binary. XXXX or XXXX Decimal XXXX Hexadecimal|….xX Prefix indicating power of 2(address space, memory capacity) Kko210=1,024 M(mega):220=1,024 G(gga):230=1024 Each register description includes the register access, register address, and register value after a reset. a bit chart illustrating the arrangement of bits and a table of bits describing the meaning of the bit settings The standard format for bit charts and tables is shown below (2) This register can be read/written in 32-bit units (3) 00000000 Bit: 31 24 2221 19 17 CSIGnPS[1: D CSIGnDLS 3: 0 SIGN DIR DAP Value after reset 0 0 R RN RW RM RW :R/:R/W R/W R R R R RR R R R 30 the value after reset Add parity bit fixed at 0 Parity bit is waited for but not judged Add odd pority Odd parity bi: s waited far 27to24 CSIGnDLS Specifies data length 3:0 0: Data length is 16 bi 1: Data length is 1 bit 2: Data length is 2 bits extended data lenath function is disabled with bit csignctL1 cSIGnEDLE set It is forbidden to transimit two consecutive data with a data length of less than 7 bit Reserved When road, the valuc after resot is returned hon auritina write the value aft (1)Access The register can be accessed in the bit unit indicated here (2)Address This is the register address For base address, see description of base address in each section (3)Value after a reset(in hexadecimal notation) This is the value of all bits of the register after a reset. values for bytes are given as numbers in the range from 0 to 9 and letters from a to F or as X where they are undefined (4)Bit position This is the bit number The bits are numbered from 31 to O for 32-bit registers, 15 to 0 for 16-bit registers, and 7 too for 8 bit registers (5)Bit name Bit name or field name is indicated If it is required to clearly identify the digits of a bit field this is done by using a form such as CSIGnDLS[3: 0] in the example above Reserved bits are indicated by a dash() (6)Value after a reset(in binary notation) This is the bit value after a reset o: The value after a reset is o 1. The value after a reset is 1 The value after a reset is undefined (7)R This is the bit attribute of all bits of the register R/W The bit or field is readable and writable R The bit or field is readable Note that all reserved bits are indicated as R. When written, the value specified in the bit chart or the value after a reset should be written This bit or field is writable. When read the value is undefined if a value is indicated in the bit chart the value is returned (8)Function This is function of the bit All trademarks and registered trademarks are the property of their respective owners Section 1 Overview 46 1.1 RH850/F1H Product Features 46 1.1.1 RH850/F1H Functions 47 1.2 Internal block diagram 50 Section 2 Pin Function 57 1 Pin Connection Diagram 57 2.2 Pin Description 88 2.3 Pin Functions During and After Reset .94 2. 4 Port State in Standby mode 95 2.5 Recommended Connection of Unused Pins 2.6 RH850/F1H Port Features 画面国面面 98 Port 2.6.2 Port Group Index n 98 2.6.3 Register Base Address 98 264 Clock Supply.… 98 2.7 Port functions 99 2.7.1 Functional overview 99 2.7.2 Terms 100 2.7.3 Overview of pin functions ..101 2.7.4 Pin data Input/output 103 2.8 Schematic View of port control 105 2. 9 Port Group Configuration Registers. .106 2.9.1 Overview 2.9.2 Pin Function Configuration 109 2.9.3 Pin Data Input/Out 119 2.9.4 Configuration of Electrical Characteristics.................... 124 2.9.5 Port Register Protection....... .129 2.9.6 Flowchart Example for Port Settings... 2.10Port( General l/o) Function Overview…… 134 2.10.1 JTAG Port0(JP0)……… 135 2.10.2Port0(P0)……… ..“ 138 2.10.3Port1(P1) , 141 2.10.4Port2(P2) 144 2.10.5Port3(P3) 147 2.10.6Por8(P8) 2.107Port9(P9) 153 2.10.8Port10(P10)…… 155 2109Port11(P11) 158 2.10.10Port12(P12)… 161 2.10.11Port13(P13)……… ∴164 2.10.12Port18(P18) .167 2.10.13Port19(P19 170 2.10.14Port20(P20)…… 172 2.10.15Port21(P21)………… 175 2.10.16Port22(P22)…… 177 2. 10.17 Analog Port O(APO) 180 2.10.18 Analog Port 1(AP1) .:: 183 2.10.19 Input Port O(IPO). ∴186 2.11 Port(Special w/O)Function Overview 188 2.11.1 Special I/O after Reset 188 2.11.2 A/D Input Alternative / o 191 2.11.3 Special I/O Control .193 2. 12 Noise Filter edge/Level Detector 200 2.12.1 Port Filter Assignment .200 2. 12.2 Clock Supply for Port Filters 207 2.13 Description of Port Noise Filter Edge/Level Detection 2.13.1 Overview 208 2.13.2 Analog filters 209 2.13.3 Digital Filters 212 2. 13. 4 Filter Control Registers Section 3 CPU System 219 3. 1 Ove 219 3.1.1 Block Configuration 219 2 CPU 221 3.2.1 Core functions 221 3.2.2 Instruction cache and data buffer ∴259 3.2.3 nter-Processor Interrupts 262 3.2.4 Reliability Functions 264 3.2.5 Reliability Functions 3.3 Inter-CPU Functions .277 3.3.1 Processor element Identifier 277 3.3.2 Inter-Processor Interrupt Function .277 3. 3.3 Exclusive Control 277 3.4 Notes 280 3. 4.1 Synchronization of Store Instruction Completion and Subsequent Instruction EXecution 280 3.4.2 Accessing Registers by Using Bit-Manipulation Instructions 282 3.4.3 Ensuring Coherency after Code Flash Update 282 34.4 Overwriting Context upon Acceptance of Multiple Exceptions…….……….………………282 3. 4.5 Notes on Prefetching 283 3.4.6 System Register Hazards ..284 3.4.7 Access to an External memory area 285 Section 4 Address Space 286 4. 1 Address Space 286 4.2 Address Space Viewed from Each Bus Master 293 4.2.1 Data Space accessible by cpu1 293 4.2.2 Data Space Accessible by cpu2 293 4.2.3 Data Space Accessible by DMA 293 4.2.4 Global ram 295 4.3 Peripheral l/o Address Map 296 Section 5 Write-Protected Registers 302 5.1 Overview 302 5.1.1 Functional overview 302 5.1.2 Writing Procedure to Write-Protected Registers.. 302 5.1.3 Interrupt during Write Protection Unlock 303 5.1.4 Emulation Break during Write Protection Unlock Sequence 304 5.1.5 Write-Protection Target Registers .304 Register 308 2.1 List of Registers 308 5.2.2 Details of Control Protection Cluster Registers 310 5.2.3 Details of clock Monitor Protection Cluster Registers 312 5.2. 4 Details of core voltage monitor register 316 5.2.5 Details of port protection Cluster registers 5.2.6 Details of Self-Programming Protection Cluster Registers 320 Section6 Operating Mode…… 22 Section 7 Exceptions and Interrupts aaaa:: anda“aa 323 7.1 Feat 323 7.2 RH850/F1H Interrupt Sources 326 7.2.1 Interrupt Source 326 7.22 FE Level Non-Maskable Interrupt Sources 342 7.2. 3 FE Level Maskable Interrupt Sources 344 7.3 Edge/Level Detection 351 7.4 Interrupt Controller Control Registers 352 7.4.1 List of Registers .352 7. 4.2 ICXXX-EI Level Interrupt Control Registers 7.4.3IMRm一 El Level Interrupt Mask Registers(m=0to10)…… 355 7.4.4 IBDXXX-EI Level Interrupt Binding Registers 356 74.5FNc一 FE Level NM| Status Register.… 367 7.4.6 FIC- FE Level Maskable Interrupt Status Register ∴368 7.5 EI Level Maskable Interrupt Select Registers 369 7.5.1 SELB INTC1-INTC1 Interrupt Select Register 369 7.5.2 SELB INTC2- INTC2 Interrupt Select Registe 371 7.6 Interrupt Function System Registers 373 7.6.1 FPIPR-FPI Exception Interrupt Priority 373 7.6.2 ISPR- Priority of Interrupt being Serviced 373 7.6.3 PMR- Interrupt Priority Masking 7.6.4 ICSR--Interrupt Control Status 373

...展开详情
立即下载 低至0.43元/次 身份认证VIP会员低至7折
一个资源只可评论一次,评论内容不能少于5个字
流水高山099 指导手册还行,有助于了解RH850,不过是英文资料。
2018-08-12
回复
zcf7301 很好的资料,学习学习。
2018-07-31
回复
youyoudexieyang 下过一次,应该不用再花钱了吧
2018-05-27
回复
GUZHOU0804 巨坑,以为是中文的,英文的官网都能找得到,浪费积分
2018-04-11
回复
ym_luo 是完整的规格书
2017-12-01
回复
madoba 不错的资料
2017-11-30
回复
wzdezh 非常好非常好
2017-10-12
回复
systemfly 找了好久了,为RH850的详细user manual
2017-02-14
回复
上传资源赚积分or赚钱
    最新推荐