没有合适的资源?快使用搜索试试~ 我知道了~
74LS173.pdf
1.该资源内容由用户上传,如若侵权请联系客服进行举报
2.虚拟产品一经售出概不退款(资源遇到问题,请及时私信上传者)
2.虚拟产品一经售出概不退款(资源遇到问题,请及时私信上传者)
版权申诉
0 下载量 35 浏览量
2024-03-15
11:19:02
上传
评论
收藏 157KB PDF 举报
温馨提示
试读
8页
中国电子设计竞赛,大学生,获奖论文,资料分享,芯片资料,方案参考,
资源推荐
资源详情
资源评论
TL/F/6403
54LS173/DM74LS173A TRI-STATE 4-Bit D-Type Register
May 1992
54LS173/DM74LS173A
TRI-STATE
É
4-Bit D-Type Register
General Description
This four-bit register contains D-type flip-flops with totem-
pole TRI-STATE
É
outputs, capable of driving highly capaci-
tive or low-impedance loads. The high-impedance state and
increased high-logic-level drive provide these flip-flops with
the capability of driving the bus lines in a bus-organized sys-
tem without need for interface or pull-up components.
Gated enable inputs are provided for controlling the entry of
data into the flip-flops. When both data-enable inputs are
low, data at the D inputs are loaded into their respective flip-
flops on the next positive transition of the buffered clock
input. Gate output control inputs are also provided. When
both are low, the normal logic states of the four outputs are
available for driving the loads or bus lines. The outputs are
disabled independently from the level of the clock by a high
logic level at either output control input. The outputs then
present a high impedance and neither load nor drive the bus
line. Detailed operation is given in the truth table.
To minimize the possibility that two outputs will attempt to
take a common bus to opposite logic levels, the output con-
trol circuitry is designed so that the average output disable
times are shorter than the average output enable times.
Features
Y
TRI-STATE outputs interface directly with system bus
Y
Gated output control lines for enabling or disabling the
outputs
Y
Fully independent clock eliminates restrictions for oper-
ating in one of two modes:
Parallel load
Do nothing (hold)
Y
For application as bus buffer registers
Connection Diagram
Dual-In-Line Package
TL/F/6403–1
Order Number 54LS173DMQB, 54LS173FMQB,
54LS173LMQB, DM74LS173AM or DM74LS173AN
See NS Package Number E20A, J16A,
M16A, N16E or W16A
Function Table
Inputs
Clear Clock
Data Output
Enable Data Q
G1 G2
D
HXX XX L
LLX XXQ
0
L
u
HXXQ
0
L
u
XHXQ
0
L
u
LLLL
L
u
LLHH
When either M or N (or both) is (are) high the output is
disabled to the high-impedance state; however,
sequential operation of the flip-flops is not affected.
H
e
High Level (Steady State)
L
e
Low Level (Steady State)
u
e
Low-to-High Level Transition
X
e
Don’t Care (Any Input Including Transitions)
Q
0
e
The Level of Q Before the Indicated Steady State Input Conditions
Were Established.
TRI-STATE
É
is a registered trademark of National Semiconductor Corporation.
C
1995 National Semiconductor Corporation RRD-B30M105/Printed in U. S. A.
资源评论
阿拉伯梳子
- 粉丝: 1655
- 资源: 5735
上传资源 快速赚钱
- 我的内容管理 展开
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
最新资源
- 练功房角色小企鹅练功房角色小企鹅
- 数据库管理工具:dbeaver-ce-23.1.0-macos-x86-64.dmg
- 数据库管理工具:dbeaver-ce-23.1.0-macos-aarch64.dmg
- 无人车的关键技术、行业发展趋势、以及基本代码
- 数据库管理工具:dbeaver-ce-23.0.5-stable.x86-64.rpm
- 国内移动端APP月活跃(MAU)Top5000 数据整理
- 数据库管理工具:dbeaver-ce-23.0.5-macos-x86-64.dmg
- 数据库管理工具:dbeaver-ce-23.0.5-macos-aarch64.dmg
- 制作一个搜索网站的步骤
- CBDL进行性能监控.rar
资源上传下载、课程学习等过程中有任何疑问或建议,欢迎提出宝贵意见哦~我们会及时处理!
点击此处反馈
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功