//////////////////////////////////////////////////////////////////////
//// ////
//// README.txt ////
//// ////
//// This file is part of the Ethernet IP core project ////
//// http://www.opencores.org/projects/ethmac/ ////
//// ////
//// Author(s): ////
//// - Igor Mohor (igorM@opencores.org) ////
//// ////
//// ////
//////////////////////////////////////////////////////////////////////
//// ////
//// Copyright (C) 2001, 2002 Authors ////
//// ////
//// This source file may be used and distributed without ////
//// restriction provided that this copyright statement is not ////
//// removed from the file and that any derivative work contains ////
//// the original copyright notice and the associated disclaimer. ////
//// ////
//// This source file is free software; you can redistribute it ////
//// and/or modify it under the terms of the GNU Lesser General ////
//// Public License as published by the Free Software Foundation; ////
//// either version 2.1 of the License, or (at your option) any ////
//// later version. ////
//// ////
//// This source is distributed in the hope that it will be ////
//// useful, but WITHOUT ANY WARRANTY; without even the implied ////
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////
//// PURPOSE. See the GNU Lesser General Public License for more ////
//// details. ////
//// ////
//// You should have received a copy of the GNU Lesser General ////
//// Public License along with this source; if not, download it ////
//// from http://www.opencores.org/lgpl.shtml ////
//// ////
//////////////////////////////////////////////////////////////////////
//
// CVS Revision History
//
// $Log: README.txt,v $
// Revision 1.1 2002/09/18 16:50:08 mohor
// Several information added to the file.
//
//
//
//
RUNNING the simulation/Testbench in ModelSIM:
Open ModelSIM project: ethernet/sim/rtl_sim/modelsim_sim/bin/ethernet.mpf
Run the macro do.do (write "do do.do" in the command window).
Simulation will be automatically started. Logs are stored in the /log
directory. tb_ethernet test is performed.
RUNNING the simulation/Testbench in Ncsim:
Go to the ethernet\sim\rtl_sim\ncsim_sim\run directory. Run the
run_eth_sim_regr.scr script. Simulation is automatically started. Logs are
stored in the /log directory. Before running the script for another time,
run the clean script that deletes files from previous runs. tb_ethernet test
is performed.
Why are eth_cop.v, eth_host.v, eth_memory, tb_cop.v and tb_ethernet_with_cop.v
files used for?
Although the testbench does not include the traffic coprocessor, the
coprocessor is part of the ethernet environment. eth_cop multiplexes
two wishbone interface between 4 modules:
- First wishbone master interface is connected to the HOST (eth_host)
- Second wishbone master interface is connected to the Ethernet Core (for
accessing data in the memory (eth_memory)).
- First wishbone slave interface is connected to the Ethernet Core (for
accessing registers and buffer descriptors).
- Second wishbone slave interface is connected to the memory (eth_memory)
so host can write data to the memory (or read data from the memory.
tb_cop.c is a testbench just for the traffic coprocessor (eth_cop).
tb_ethernet_with_cop.v is a simple testbench where all above mentioned
modules are connected into a single environment. Few packets are transmitted
and received. The "main" testbench is tb_ethernet.v file. It performs several
tests (eth_cop is not part of the simulation environment).
没有合适的资源?快使用搜索试试~ 我知道了~
温馨提示
Ethernet 以太网控制器Verilog源码(含有MAC,MII接口) Ethernet_ip_core设计源代码,可供FPGA学习及设计参考。
资源推荐
资源详情
资源评论
收起资源包目录
Ethernet 以太网控制器Verilog源码(含有MAC,MII接口) Ethernet-ip-core设计源代码.zip (833个子文件)
_info 57B
ncelab_xilinx.args 201B
ncelab_xilinx.args 201B
ncelab.args 154B
ncelab.args 154B
BUGS 3KB
clean 101B
clean 101B
batch.dat 225B
batch.dat 222B
batch.dat 222B
batch.dat 222B
batch.dat 222B
batch.dat 222B
batch.dat 222B
dir_keeper 0B
dir_keeper 0B
dir_keeper 0B
dir_keeper 0B
dir_keeper 0B
dir_keeper 0B
ip_32W_gen.dll 44KB
ip_32W_gen_vpi.dll 44KB
ip_32W_gen.dll 44KB
ip_32W_gen_vpi.dll 44KB
ip_32W_gen.dll 44KB
ip_32W_gen.dll 44KB
ip_32W_gen_vpi.dll 44KB
ip_32W_gen.dll 44KB
ip_32W_gen.dll 44KB
ip_32W_gen_vpi.dll 44KB
ip_32W_gen.dll 44KB
ip_32W_gen_vpi.dll 44KB
ip_32W_check.dll 40KB
ip_32W_check.dll 40KB
ip_32W_check.dll 40KB
ip_32W_check.dll 40KB
ip_32W_check.dll 40KB
ip_32W_check.dll 40KB
ip_32W_check.dll 40KB
ip_32W_check_vpi.dll 32KB
ip_32W_check_vpi.dll 32KB
ip_32W_check_vpi.dll 32KB
ip_32W_check_vpi.dll 32KB
ip_32W_check_vpi.dll 32KB
top_groups.do 16KB
eth_wave.do 11KB
top_groups.do 9KB
tb_eth.do 7KB
do.do 3KB
eth_speci.doc 554KB
eth_design_document.doc 417KB
ethernet_datasheet_OC_head.doc 171KB
ethernet_product_brief_OC_head.doc 154KB
content.edn 89KB
rxdcache.edn 48KB
packet_cache.edn 47KB
ram.edn 24KB
Entries 1KB
Entries 687B
Entries 687B
Entries 533B
Entries 524B
Entries 501B
Entries 476B
Entries 433B
Entries 370B
Entries 370B
Entries 273B
Entries 265B
Entries 252B
Entries 252B
Entries 234B
Entries 230B
Entries 192B
Entries 175B
Entries 157B
Entries 154B
Entries 143B
Entries 143B
Entries 143B
Entries 139B
Entries 136B
Entries 130B
Entries 130B
Entries 94B
Entries 93B
Entries 89B
Entries 64B
Entries 50B
Entries 50B
Entries 47B
Entries 47B
Entries 47B
Entries 47B
Entries 47B
Entries 47B
Entries 44B
Entries 44B
Entries 44B
共 833 条
- 1
- 2
- 3
- 4
- 5
- 6
- 9
资源评论
- 林焕文2023-10-30这个资源值得下载,资源内容详细全面,与描述一致,受益匪浅。
- qishduwjjdhdjd2023-08-31总算找到了想要的资源,搞定遇到的大问题,赞赞赞!
- 2201_758864862023-11-08这个资源内容超赞,对我来说很有价值,很实用,感谢大佬分享~
GJZGRB
- 粉丝: 1023
- 资源: 5730
下载权益
C知道特权
VIP文章
课程特权
开通VIP
上传资源 快速赚钱
- 我的内容管理 展开
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功