################################################################################
# Vivado (TM) v2019.2 (64-bit)
#
# README.txt: Please read the sections below to understand the steps required
# to simulate the design for a simulator, the directory structure
# and the generated exported files.
#
################################################################################
1. Simulate Design
To simulate design, cd to the simulator directory and execute the script.
For example:-
% cd questa
% ./top.sh
The export simulation flow requires the Xilinx pre-compiled simulation library
components for the target simulator. These components are referred using the
'-lib_map_path' switch. If this switch is specified, then the export simulation
will automatically set this library path in the generated script and update,
copy the simulator setup file(s) in the exported directory.
If '-lib_map_path' is not specified, then the pre-compiled simulation library
information will not be included in the exported scripts and that may cause
simulation errors when running this script. Alternatively, you can provide the
library information using this switch while executing the generated script.
For example:-
% ./top.sh -lib_map_path /design/questa/clibs
Please refer to the generated script header 'Prerequisite' section for more details.
2. Directory Structure
By default, if the -directory switch is not specified, export_simulation will
create the following directory structure:-
<current_working_directory>/export_sim/<simulator>
For example, if the current working directory is /tmp/test, export_simulation
will create the following directory path:-
/tmp/test/export_sim/questa
If -directory switch is specified, export_simulation will create a simulator
sub-directory under the specified directory path.
For example, 'export_simulation -directory /tmp/test/my_test_area/func_sim'
command will create the following directory:-
/tmp/test/my_test_area/func_sim/questa
By default, if -simulator is not specified, export_simulation will create a
simulator sub-directory for each simulator and export the files for each simulator
in this sub-directory respectively.
IMPORTANT: Please note that the simulation library path must be specified manually
in the generated script for the respective simulator. Please refer to the generated
script header 'Prerequisite' section for more details.
3. Exported script and files
Export simulation will create the driver shell script, setup files and copy the
design sources in the output directory path.
By default, when the -script_name switch is not specified, export_simulation will
create the following script name:-
<simulation_top>.sh (Unix)
When exporting the files for an IP using the -of_objects switch, export_simulation
will create the following script name:-
<ip-name>.sh (Unix)
Export simulation will create the setup files for the target simulator specified
with the -simulator switch.
For example, if the target simulator is "ies", export_simulation will create the
'cds.lib', 'hdl.var' and design library diectories and mappings in the 'cds.lib'
file.
没有合适的资源?快使用搜索试试~ 我知道了~
1_mt9v034_lcd.rar
共667个文件
v:154个
txt:80个
xml:64个
需积分: 5 0 下载量 6 浏览量
2023-12-27
00:37:44
上传
评论
收藏 51.02MB RAR 举报
温馨提示
1_mt9v034_lcd
资源推荐
资源详情
资源评论
收起资源包目录
1_mt9v034_lcd.rar (667个子文件)
__synthesis_is_complete__ 0B
__synthesis_is_complete__ 0B
__synthesis_is_complete__ 0B
runme.bat 229B
runme.bat 229B
runme.bat 229B
runme.bat 229B
mt9v034_lcd.bit 2.09MB
mt9v034_lcd_routed.dcp 5.64MB
mt9v034_lcd_placed.dcp 4.76MB
mt9v034_lcd_opt.dcp 3.64MB
mt9v034_lcd.dcp 2.41MB
u_ila_0.dcp 609KB
u_ila_0.dcp 588KB
u_ila_0.dcp 549KB
dbg_hub.dcp 350KB
rd_fifo.dcp 230KB
rd_fifo.dcp 230KB
wr_fifo.dcp 229KB
clk_wiz_0.dcp 11KB
clk_wiz_0.dcp 11KB
clk_wiz_0.dcp 11KB
clk_wiz_0.dcp 11KB
clk_wiz_0.dcp 11KB
clk_wiz_1.dcp 8KB
clk_wiz_1.dcp 8KB
clk_wiz_1.dcp 8KB
clk_wiz_1.dcp 8KB
compile.do 9KB
compile.do 9KB
compile.do 9KB
compile.do 9KB
compile.do 1KB
compile.do 1KB
compile.do 1000B
compile.do 1000B
compile.do 949B
compile.do 949B
compile.do 935B
compile.do 935B
compile.do 746B
compile.do 722B
compile.do 681B
compile.do 671B
simulate.do 333B
simulate.do 333B
simulate.do 326B
simulate.do 326B
simulate.do 326B
simulate.do 326B
simulate.do 319B
simulate.do 318B
simulate.do 318B
simulate.do 311B
simulate.do 306B
simulate.do 306B
elaborate.do 205B
elaborate.do 205B
simulate.do 203B
simulate.do 195B
simulate.do 191B
elaborate.do 191B
simulate.do 191B
elaborate.do 183B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
simulate.do 11B
simulate.do 11B
simulate.do 11B
simulate.do 11B
run.f 9KB
run.f 9KB
run.f 795B
run.f 795B
run.f 767B
run.f 767B
run.f 535B
run.f 519B
usage_statistics_webtalk.html 55KB
hw_ila_data_1.ila 8KB
xsim.ini 26KB
xsim.ini 26KB
xsim.ini 26KB
xsim.ini 26KB
vivado.jou 844B
vivado.jou 828B
共 667 条
- 1
- 2
- 3
- 4
- 5
- 6
- 7
资源评论
2301_79436204
- 粉丝: 0
- 资源: 77
上传资源 快速赚钱
- 我的内容管理 展开
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功