VHDL
Unfortunately, VHDL is fairly tedious to develop:
• It is more low-level than assembly, in that you are
describing circuits of logic gates like AND and OR
and NOT and XOR, and worrying about clock timings and
which values need to be latched between stages of some
pipeline you're inventing.
• You don't necessarily have luxuries like floating point
numbers, and the tools can be flaky.
On the flip-side it is possible to create very efficient circuits:
you can optimize for space by using fewer bits, and you can
optimize for time by doing more things in parallel.
评论0
最新资源