没有合适的资源?快使用搜索试试~ 我知道了~
资源推荐
资源详情
资源评论
PCIe_Base_r3 1_Errata_2017-12-13.docx Page 1 of 55
Errata for the
PCI Express
®
Base Specification
Revision 3.1,
Single Root I/O Virtualization and
Sharing Revision 1.1,
Address Translation and Sharing
Revision 1.1, and M.2 Specification
Revision 1.0
December 13, 2017
Errata for the PCI Express Base Specification Rev. 3.1a,
SR-IOV Rev. 1.1, ATS Rev. 1.1, and M.2 Rev. 1.0
Page 2 of 55 PCIe_Base_r3 1_Errata_2017-12-13.docx
REVISION
REVISION HISTORY
DATE
1.0
First Release. Includes B208, A210, B211, B214 to
B216, A217, B218 to B220, B224, B228 to B237,
B242, B244, B246, B248 to B250, B252 to B264
2015-09-18
2
Final Release against Base Revision 3.1a.
Subsequent Errata will be against Base Revision
4.0
2017-12-13
PCI-SIG
®
disclaims all warranties and liability for the use of this document and the information
contained herein and assumes no responsibility for any errors that may appear in this document, nor
does PCI-SIG make a commitment to update the information contained herein.
Contact the PCI-SIG office to obtain the latest revision of this specification.
Questions regarding the PCI Express Base Specification or membership in PCI-SIG may be
forwarded to:
Membership Services
www.pcisig.com
E-mail: administration@pcisig.com
Phone: 503-619-0569
Fax: 503-644-6708
Technical Support
techsupp@pcisig.com
DISCLAIMER
This PCI Express Base Specification Errata document is provided “as is” with no warranties
whatsoever, including any warranty of merchantability, noninfringement, fitness for any particular
purpose, or any warranty otherwise arising out of any proposal, specification, or sample. PCI-SIG
disclaims all liability for infringement of proprietary rights, relating to use of information in this
specification. No license, express or implied, by estoppel or otherwise, to any intellectual property
rights is granted herein.
PCI, PCI Express, PCIe, and PCI-SIG are trademarks or registered trademarks of PCI-SIG.
All other product names are trademarks, registered trademarks, or servicemarks of their respective
owners.
Copyright © 2011-2017 PCI-SIG
Errata for the PCI Express Base Specification Rev. 3.1a,
SR-IOV Rev. 1.1, ATS Rev. 1.1, and M.2 Rev. 1.0
PCIe_Base_r3 1_Errata_2017-12-13.docx Page 3 of 55
Contents
B1 Separate RefClk with Independent SSC (SRIS) Equation 4.3.9 ............5
B208 Spread Spectrum Modulation Slew Rate ...............................................5
A210 M-PCIe Configuration.Update ................................................................8
B211 Root Complex Extended Capability Headers .........................................9
B214 Inference of Electrical Idle ......................................................................10
B215 ACS Source Validation and Bus Number 0 ............................................10
B216 Root Complex Integrated Endpoint Terminology ...................................11
A217 L1 PM Substates: L1.2 Entry Conditions ................................................11
B218 Root Complex and Routing Element Terms ...........................................12
B244 Device Terminology ...............................................................................12
B219 L1 PM Substates: Electrical Idle Terminology ........................................12
B220 LTSSM Disabled to Detect Transition ....................................................13
B224 Malformed TLPs and Disabled VCs .......................................................13
B228 Link Speed Management .......................................................................14
B229 Corrupt Received DLLP .........................................................................15
B230 Loopback ...............................................................................................15
B231 Flow Control Information Tracked by Receiver ......................................16
B233 M.2 Specification: Reference to Link Capabilities register .....................16
B234 WAKE# and OBFF .................................................................................17
B235 Readiness Time Reporting example times .............................................17
B236 SR-IOV: Changing NumVFs or ARI Capable Hierarchy .........................18
B237 SR-IOV: Bus Numbering inside a Root Complex ...................................18
B242 ATS: Terminology: PRG Response PASID Required ............................18
B246 Device Serial Number ............................................................................19
B248 ATS: Page Request Interface and Dirty Bits ..........................................19
B249 Access Control Services for SR-IOV ......................................................21
B250 Enhanced Allocation: Address Maps ......................................................23
B252 Latency Tolerance Reporting (LTR) .......................................................23
B253 LCRC and Sequence Number Rules (TLP Transmitter) ........................24
B254 PCI Express Capability Structure ...........................................................24
B255 Enhanced Allocation: Reserved Encodings ...........................................25
B256 Enhanced Allocation: Virtual Function BEI Ranges ................................25
B257 Lane Equalization Control Register Nomenclature .................................25
B258 Timing Recommendations for Latency Tolerance Reporting .................27
B259 Completion Timeout Mechanism ............................................................29
B260 Slot Power Limit .....................................................................................29
B263 AtomicOp Completion Rules ..................................................................29
B264 PASID Completions ...............................................................................30
B265 SR-IOV: ARI Capable Hierarchy ............................................................31
Errata for the PCI Express Base Specification Rev. 3.1a,
SR-IOV Rev. 1.1, ATS Rev. 1.1, and M.2 Rev. 1.0
Page 4 of 55 PCIe_Base_r3 1_Errata_2017-12-13.docx
C266 LNR Control Register Offset ..................................................................31
C267 Resizable BAR Control Register Name Usage ......................................31
C268 Resizable BAR Capabilities Register Name Usage ...............................31
B269 DC Balance Tracking .............................................................................32
A270 ECR and ECN Process ..........................................................................32
A271 Expanded Resizable BAR: BAR Size field .............................................32
B274 Advisory Non-Fatal .................................................................................33
C275 MFVC term usage ..................................................................................33
B276 DRS and FRS Message Subtype ...........................................................34
B277 ATS: Translation Completion .................................................................35
B278 ATS: Translation Completion Length .....................................................35
B279 ATS: Completions with Multiple Translations .........................................36
B280 ATS: Translation Completion Lower Address Field ................................36
B281 Completer breaking up Responses ........................................................36
B282 Reserved bits in SKP OS Generation Vector .........................................38
B283 Enhanced Allocation ECN: Enhanced Allocation Capability ...................39
B284 VF Resizable Bar: VF BAR Size ............................................................42
B285 PASID TLP Prefix ...................................................................................43
B286 Multi-Function Arbitration Model Example ..............................................45
B288 Flow Control for Nullified TLPs ...............................................................45
B289 Clarification of HwInit .............................................................................46
B292 Capturing Device Number ......................................................................46
B293 DPC Header Log ....................................................................................47
B294 Completion Handling Rules for ID Based Ordering ................................47
B295 Downstream Port Containment Clarifications .........................................47
B297 ATS: Clarifications ..................................................................................49
B299 PCI Local Bus and SR-IOV: Vendor, Device, and Revision IDs .............50
B300 PME Generation .....................................................................................52
B301 PCI Express Capability Structure ...........................................................54
B303 Hierarchy ID ECN: Hierarchy ID Message .............................................55
Note on Errata Titles and Errata Numbering
Red text in the errata title indicates the affected document(s). Absence of red text means PCI
Express Base Revision 3.1a.
Errata numbering is arbitrary and reflects numbers used during the development process.
Errata for the PCI Express Base Specification Rev. 3.1a,
SR-IOV Rev. 1.1, ATS Rev. 1.1, and M.2 Rev. 1.0
PCIe_Base_r3 1_Errata_2017-12-13.docx Page 5 of 55
B1 Separate RefClk with Independent SSC (SRIS) Equation 4.3.9
Note: This erratum was incorporated into PCI Express Base 3.1a.
This is actually the only difference between PCI Express Base 3.1 and 3.1a.
In Section 4.3.8.5, correct Equation 4.3.9 as follows:
where:
B208 Spread Spectrum Modulation Slew Rate
In Section 4.3.7.3.3, page 427, make the following changes:
Table 4-32: Refclk Parameters for Common Refclk Rx Architecture at 5.0 GT/s
Symbol
Description
Limits
Units
Note
Min
Max
T
REFCLK-HF-
RMS
> 1.5 MHz to Nyquist RMS jitter
after applying Equation 4.3.3
3.1
ps RMS
1
T
REFCLK-SSC-
RES
SSC residual
75
ps
1
T
REFCLK-LF-RMS
10 kHz - 1.5 MHz RMS jitter
3.0
ps RMS
2
T
SSC-FREQ-
DEVIATION
SSC deviation
+0.0/-
0.5
%
T
SSC-MAX-
PERIOD-SLEW
Maximum SSC df/dt rate of change
of the clock frequency
0.75
1250
ps/UI
ppm/μs
3
Notes:
1. T
REFCLK-HF-RMS
is measured at the far end of the test circuit illustrated in Figure 4-89
after the filter function defined in Table 4-29 for Common Refclk Rx for >1.5 MHz
jitter components has been applied.
2. T
REFCLK-SSC-RES
and T
REFCLK-LF-RMS
are measured after the filter function defined in
Table 4-29 for Common Refclk Rx for >1.5 MHz jitter components has been
applied.
剩余54页未读,继续阅读
资源评论
xxxyyy114
- 粉丝: 1
- 资源: 9
上传资源 快速赚钱
- 我的内容管理 展开
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功