用ISE14.4进行zedboard的基础开发资源-CSDN文库

zynq

7000

需积分: 9 113 浏览量 2014-03-29 21:16:56 上传评论收藏 3.72MB PDF 举报

资源详情

资源评论

Page 1 Zynq ZedBoard Concepts, Tools, and Techniques 3/22/2013

ZedBoard: Zynq-7000

AP SoC Concepts,

Tools, and Techniques

A Hands-On Guide to

Effective Embedded System

Design

ZedBoard (v14.4)

Notice of Disclaimer

The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Xilinx

products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all

faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING

BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR

PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory

of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials

(including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or

damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action

brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the

possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of

updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the

Materials without prior written consent. Certain products are subject to the terms and conditions of the Limited

Warranties which can be viewed at http://www.xilinx.com/warranty.htm; IP cores may be subject to warranty and

support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-

safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx

products in Critical Applications: http://www.xilinx.com/warranty.htm#critapps.

Page 3 Zynq ZedBoard Concepts, Tools, and Techniques 3/22/2013

Table of Contents

Chapter 1 Introduction .......................................................................................................................... 6

1.1 About this Guide ........................................................................................................................... 6

1.1.1 Take a Test Drive! .................................................................................................. 7

1.1.2 Additional Documentation ................................................................................................... 7

1.1.3 Training Labs ....................................................................................................................... 7

1.2 How Zynq AP SoC and Xilinx software Simplify Embedded Processor Design ......................... 7

1.3 What You Need to Set Up Before Starting ................................................................................... 9

1.3.1 Software Installation Requirements: ...................................................................................10

1.3.2 Hardware Requirements for this Guide ...............................................................................11

Chapter 2 Embedded System Design Using the Zynq Processing System ..........................................12

2.1 Embedded System Construction ..................................................................................................14

2.1.1 Take a Test Drive! Creating a New Embedded Project With a Zynq Processing

System 14

2.1.2 Take a Test Drive! Exporting to SDK ....................................................................23

2.1.3 Take a Test Drive! Running the “Hello World” Application .................................25

2.1.4 Additional Information ........................................................................................................30

Chapter 3 Embedded System Design Using the Zynq Processing System and Programmable Logic .32

3.1 Adding soft IP in the PL to interface with the Zynq PS ...............................................................32

3.1.1 Take a Test Drive! Check Functionality of IP instantiated in the PL .....................34

3.1.2 Take a Test Drive! Working with SDK ..................................................................41

Chapter 4 Debugging with SDK and ChipScope Pro ..........................................................................42

4.1 Take a Test Drive! Debugging with Software, Using SDK ............................................42

4.2 Take a Test Drive! Debugging Hardware Using ChipScope Software ...........................44

Chapter 5 Booting Linux and Application Debugging Using SDK .....................................................48

5.1 Requirements ...............................................................................................................................48

5.2 Booting Linux on a ZedBoard .....................................................................................................49

5.2.1 Boot Methods ......................................................................................................................49

5.2.2 Booting Linux from JTAG ..................................................................................................50

5.2.3 Take a Test Drive! Booting Linux in JTAG Mode .................................................51

5.2.4 Booting Linux from QSPI Flash .........................................................................................53

5.2.5 Take a Test Drive! Booting Linux from QSPI Flash ..............................................53

5.2.6 Booting Linux from the SD Card ........................................................................................58

5.2.7 Take a Test Drive! Booting Linux from the SD Card .............................................58

5.3 Hello World Example ..................................................................................................................59

5.3.1 Take a Test Drive! Running a “Hello World” Application.....................................59

5.4 Controlling LEDs and Switches in Linux Example ....................................................................66

5.4.1 Take a Test Drive! Controlling LEDs and Switches in a Linux Application ........66

Chapter 6 Further “How-to’s” and Examples ..............................................................................................77

Appendix A ...................................................................................................................................................79

Page 4 Zynq ZedBoard Concepts, Tools, and Techniques 3/22/2013

Table of Figures

Figure 2-1: Design Flow for Zynq .................................................................................................................13

Figure 2-2: New Project Wizard Part Selection .............................................................................................15

Figure 2-3: PlanAhead GUI ...........................................................................................................................16

Figure 2-4: Platform Studio dialog box .........................................................................................................17

Figure 2-5: Create New Project BSB Wizard ................................................................................................18

Figure 2-6: Peripheral Configuration Wizard ................................................................................................19

Figure 2-7:Processing System 7 in the Bus Interface tab ..............................................................................20

Figure 2-8: System Assembly View of the Zynq Processing System Block Diagram .................................21

Figure 2-9: Selecting ZedBoard Template ....................................................................................................22

Figure 2-10: Updated Zynq Block Diagram ..................................................................................................23

Figure 2-11: Address Map in SDK system.xml Tab .....................................................................................24

Figure 2-12: ZedBoard Power switch and Jumper settings ....................................................................25

Figure 2-13:Serial Terminal Settings.............................................................................................................26

Figure 2-14:Application Project Wizard .......................................................................................................27

Figure 2-15:Hello World from Available Templates ....................................................................................28

Figure 2-16: Successful Build .......................................................................................................................29

Figure 2-17:"Hello World" on the Serial Terminal .......................................................................................30

Figure 3-1: Block Diagram ............................................................................................................................33

Figure 3-2:Completed Port Connections .......................................................................................................36

Figure 3-3:Processing_system7_0 Expanded and M_AXI_GPO_ACLK Connected ...................................37

Figure 3-4:Interrupt Connection Dialog Box ................................................................................................38

Figure 3-5:Timer Interrupt Connected on the PL side ...................................................................................38

Figure 3-6:Connected chipscope_axi_monitor ..............................................................................................38

Figure 3-7: GPIO Port Not Connected to External Ports ...............................................................................39

Figure 3-8: Design Rule Check Warnings .....................................................................................................39

Figure 3-9: system.ucf File Added ................................................................................................................40

Figure 3-10:Program FPGA Dialog Box .......................................................................................................42

Figure 4-1: Debug Perspective Suspended ....................................................................................................43

Figure 4-2: Trigger Setup Window, MON_AXI_ARVALID Setting ...........................................................45

Figure 4-3: Trigger Condition Dialog Box ....................................................................................................46

Figure 4-4:Waveform captured in Chipscope ................................................................................................47

Figure 5-1: Linux Boot Process on the ZedBoard .........................................................................................50

Figure 5-2:Jumper Settings to boot in JTAG mode .......................................................................................51

Figure 5-3:Creating a Zynq QSPI Boot Image ..............................................................................................55

Figure 5-4: Serial Terminal Window showing QSPI programming ..............................................................57

Figure 5-5:Serial Terminal Window showing Linux Booting .......................................................................58

Figure 5-6:Jumper Settings to boot from SD Card ........................................................................................58

Figure 5-7: New Project Selection .................................................................................................................60

Figure 5-8: Application Project .....................................................................................................................61

Figure 5-9:Add An Empty Application .........................................................................................................62

Figure 5-10:Import .c file ..............................................................................................................................63

Figure 5-11: Select hello_world_linux.c .......................................................................................................64

Figure 5-12:Serial Teriminal Window showing Linux Booting ....................................................................65

Figure 5-13: Serial Terminal Window showing hello_world_linux running.................................................66

Figure 5-14: New Project Wizard Part Selection ...........................................................................................67

Figure 5-15: PlanAhead GUI .........................................................................................................................68

Figure 5-16: Platform Studio dialog box .......................................................................................................69

Figure 5-17:Create New Project BSB Wizard ...............................................................................................70

Figure 5-18: Peripheral Configuration Wizard ..............................................................................................71

Figure 5-19: New Project Selection ...............................................................................................................73

Figure 5-20:Add An Empty Application .......................................................................................................74

Figure 5-21:Import .c file ..............................................................................................................................75