Verilog-std-1364-2005资源-CSDN文库

需积分: 5 109 浏览量 2022-07-10 20:44:46 上传评论收藏 6.18MB PDF 举报

**Verilog-Std-1364-2005**是Verilog硬件描述语言的2005年修订版标准，它基于IEEE Std 1364-2001进行更新。Verilog是一种广泛使用的系统级设计语言，特别适用于数字电子系统的建模和仿真。这个标准由IEEE（电气和电子工程师协会）发布，旨在规范和促进电子设计自动化（EDA）领域的设计流程。 **Verilog HDL**是该标准的核心内容，它定义了一种形式化的语言，用于电子系统的全生命周期管理，包括设计、验证、综合、测试以及硬件数据的交流、维护、修改和采购。Verilog具有机器可读和人类可读的特点，使得设计者能够用代码来表示复杂的数字逻辑电路，并且可以通过工具进行自动化处理。 **主要受众**：Verilog-Std-1364-2005标准主要服务于两个群体，一是开发支持Verilog语言的工具制造商，他们需要理解并实现符合标准的编译器、仿真器和其他EDA工具；二是高级语言用户，他们利用Verilog进行系统级和门级的设计与验证。 **功能和应用**： 1. **设计**：Verilog允许设计师用结构化的方式描述电路，包括组合逻辑、时序逻辑、寄存器传输级（RTL）等。 2. **验证**：通过编写测试平台和激励向量，设计师可以模拟电路行为，检查设计的正确性。 3. **综合**：将Verilog代码转化为门级网表，以便进一步进行物理布局和布线。 4. **测试**：在设计的各个阶段，Verilog可以用于生成测试波形，帮助发现和修复设计错误。 5. **数据交换**：Verilog模型可以作为设计文档，方便团队间的合作和知识产权的保护。 **关键词**：计算机语言、硬件描述语言、电子设计自动化、系统级设计、门级设计、设计验证、综合、测试。 **2005年修订版的变化**：2005年的修订可能包含了一些增强和修正，例如对语言规范的改进、新的语法特性、更好的互操作性和一致性，以及对之前版本中已知问题的解决。 Verilog-Std-1364-2005是电子工程和计算机科学领域的一个重要参考标准，它为电子系统的设计提供了标准化的描述手段，推动了整个行业的技术进步和创新。

资源推荐

资源详情

资源评论

IEEE Std 1364™-2005

(Revision of IEEE Std 1364-2001)

IEEE Standard for Verilog

Hardware Description Language

I E E E

3 Park Avenue

New York, NY 10016-5997, USA

7 April 2006

IEEE Computer Society

Sponsored by the

Design Automation Standards Committee

Authorized licensed use limited to: Bucknell University. Downloaded on June 12,2014 at 13:56:54 UTC from IEEE Xplore. Restrictions apply.

IEEE Standards documents are developed within the IEEE Societies and the Standards Coordinating

Committees of the IEEE Standards Association (IEEE-SA) Standards Board. The IEEE develops its standards

through a consensus development process, approved by the American National Standards Institute, which brings

together volunteers representing varied viewpoints and interests to achieve the final product. Volunteers are not

necessarily members of the Institute and serve without compensation. While the IEEE administers the process

and establishes rules to promote fairness in the consensus development process, the IEEE does not independently

evaluate, test, or verify the accuracy of any of the information contained in its standards.

Use of an IEEE Standard is wholly voluntary. The IEEE disclaims liability for any personal injury, property or

other damage, of any nature whatsoever, whether special, indirect, consequential, or compensatory, directly or

indirectly resulting from the publication, use of, or reliance upon this, or any other IEEE Standard document.

The IEEE does not warrant or represent the accuracy or content of the material contained herein, and expressly

disclaims any express or implied warranty, including any implied warranty of merchantability or fitness for a spe-

cific purpose, or that the use of the material contained herein is free from patent infringement. IEEE Standards

documents are supplied “AS IS.”

The existence of an IEEE Standard does not imply that there are no other ways to produce, test, measure,

purchase, market, or provide other goods and services related to the scope of the IEEE Standard. Furthermore, the

viewpoint expressed at the time a standard is approved and issued is subject to change brought about through

developments in the state of the art and comments received from users of the standard. Every IEEE Standard is

subjected to review at least every five years for revision or reaffirmation. When a document is more than five

years old and has not been reaffirmed, it is reasonable to conclude that its contents, although still of some value,

do not wholly reflect the present state of the art. Users are cautioned to check to determine that they have the

latest edition of any IEEE Standard.

In publishing and making this document available, the IEEE is not suggesting or rendering professional or other

services for, or on behalf of, any person or entity. Nor is the IEEE undertaking to perform any duty owed by any

other person or entity to another. Any person utilizing this, and any other IEEE Standards document, should rely

upon the advice of a competent professional in determining the exercise of reasonable care in any given

circumstances.

Interpretations: Occasionally questions may arise regarding the meaning of portions of standards as they relate to

specific applications. When the need for interpretations is brought to the attention of IEEE, the Institute will initiate

action to prepare appropriate responses. Since IEEE Standards represent a consensus of concerned interests, it is

important to ensure that any interpretation has also received the concurrence of a balance of interests. For this

reason, IEEE and the members of its societies and Standards Coordinating Committees are not able to provide an

instant response to interpretation requests except in those cases where the matter has previously received formal

consideration. At lectures, symposia, seminars, or educational courses, an individual presenting information on

IEEE standards shall make it clear that his or her views should be considered the personal views of that individual

rather than the formal position, explanation, or interpretation of the IEEE.

Comments for revision of IEEE Standards are welcome from any interested party, regardless of membership affil-

iation with IEEE. Suggestions for changes in documents should be in the form of a proposed change of text,

together with appropriate supporting comments. Comments on standards and requests for interpretations should

be addressed to:

Secretary, IEEE-SA Standards Board

445 Hoes Lane

Piscataway, NJ 08854

USA

Authorization to photocopy portions of any individual standard for internal or personal use is granted by the Insti-

tute of Electrical and Electronics Engineers, Inc., provided that the appropriate fee is paid to Copyright Clearance

Center. To arrange for payment of licensing fee, please contact Copyright Clearance Center, Customer Service,

222 Rosewood Drive, Danvers, MA 01923 USA; +1 978 750 8400. Permission to photocopy portions of any indi-

vidual standard for educational classroom use can also be obtained through the Copyright Clearance Center.

NOTE−Attention is called to the possibility that implementation of this standard may require use of subject

matter covered by patent rights. By publication of this standard, no position is taken with respect to the

existence or validity of any patent rights in connection therewith. The IEEE shall not be responsible for

identifying patents for which a license may be required by an IEEE standard or for conducting inquiries into the

legal validity or scope of those patents that are brought to its attention.

Authorized licensed use limited to: Bucknell University. Downloaded on June 12,2014 at 13:56:54 UTC from IEEE Xplore. Restrictions apply.

Introduction

The Verilog hardware description language (HDL) became an IEEE standard in 1995 as IEEE Std 1364-

1995. It was designed to be simple, intuitive, and effective at multiple levels of abstraction in a standard

textual format for a variety of design tools, including verification simulation, timing analysis, test analysis,

and synthesis. It is because of these rich features that Verilog has been accepted to be the language of choice

by an overwhelming number of integrated circuit (IC) designers.

Verilog contains a rich set of built-in primitives, including logic gates, user-definable primitives, switches,

and wired logic. It also has device pin-to-pin delays and timing checks. The mixing of abstract levels is

essentially provided by the semantics of two data types: nets and variables. Continuous assignments, in

which expressions of both variables and nets can continuously drive values onto nets, provide the basic

structural construct. Procedural assignments, in which the results of calculations involving variable and net

values can be stored into variables, provide the basic behavioral construct. A design consists of a set of mod-

ules, each of which has an input/output (I/O) interface, and a description of its function, which can be struc-

tural, behavioral, or a mix. These modules are formed into a hierarchy and are interconnected with nets.

The Verilog language is extensible via the programming language interface (PLI) and the Verilog proce-

dural interface (VPI) routines. The PLI/VPI is a collection of routines that allows foreign functions to access

information contained in a Verilog HDL description of the design and facilitates dynamic interaction with

simulation. Applications of PLI/VPI include connecting to a Verilog HDL simulator with other simulation

and computer-assisted design (CAD) systems, customized debugging tasks, delay calculators, and

annotators.

The language that influenced Verilog HDL the most was HILO-2, which was developed at Brunel Univer-

sity in England under a contract to produce a test generation system for the British Ministry of Defense.

HILO-2 successfully combined the gate and register transfer levels of abstraction and supported verification

simulation, timing analysis, fault simulation, and test generation.

In 1990, Cadence Design Systems placed the Verilog HDL into the public domain and the independent

Open Verilog International (OVI) was formed to manage and promote Verilog HDL. In 1992, the Board of

Directors of OVI began an effort to establish Verilog HDL as an IEEE standard. In 1993, the first IEEE

working group was formed; and after 18 months of focused efforts, Verilog became an IEEE standard as

IEEE Std 1364-1995.

After the standardization process was complete, the IEEE P1364 Working Group started looking for feed-

back from IEEE 1364 users worldwide so the standard could be enhanced and modified accordingly. This

led to a five-year effort to get a much better Verilog standard in IEEE Std 1364-2001.

With the completion of IEEE Std 1364-2001, work continued in the larger Verilog community to identify

outstanding issues with the language as well as ideas for possible enhancements. As Accellera began work-

ing on standardizing SystemVerilog in 2001, additional issues were identified that could possibly have led to

incompatibilities between Verilog 1364 and SystemVerilog. The IEEE P1364 Working Group was estab-

lished as a subcomittee of the SystemVerilog P1800 Working Group to help ensure consistent resolution of

such issues. The result of this collaborative work is this standard, IEEE Std 1364-2005.

This introduction is not a part of IEEE Std 1364-2005, IEEE Standard for Verilog

Hardware Description Language.

Authorized licensed use limited to: Bucknell University. Downloaded on June 12,2014 at 13:56:54 UTC from IEEE Xplore. Restrictions apply.

剩余589页未读，继续阅读

评论收藏

内容反馈

啥也不会只能看

粉丝: 0
资源: 2

Verilog-std-1364-2005

IEEE Standard for Verilog 2005

verilog_IEEE_standard_2005_IEEE_P1364

IEEE标准Verilog硬件描述语言1364-2005 IEEE Std 1364-2001 Verilog LRM

IEEE Standard for Verilog

verilog时钟

Verilog-IEEE-Std(1364-2005).rar

IEEE Std 1364-2005-IEEE Standard for Verilog Hardware Description Language.pdf

最新verilog ieee 1364-2005 IEEE标准.pdf

IEEE-Std-1364.1-2002-Verilog-RTL-Synthesys.rar_ieee_verilog

IEEE.1364-2005.pdf_IEEEVerilog标准_

IEEE verilog 1364-2005.pdf

verilog计算器代码

Verilog

verilog-ieee使用手册-2005-ieee-p1364.zip

IEEE Standard for Verilog 2005_ieee_verilog_verilog2005标准_

IEEE Std 1364TM-2005: IEEE Standard for Verilog Hardware Description Language.

FPGA Verilog 规范 硬件描述语言 嵌入式 IEEE STD-1364

基于MIL-STD-1553B协议的远程终端的FPGA实现.pdf

IEEE Standard 1364-2005 Hardware Description Language - Verilog LRM

verilog ieee 1364-2005 IEEE标准.

system verilog

MIL-STD-1553B总线曼彻斯特编解码器的FPGA实现

Verilog标准IEEE Std 1364 2005.pdf

MIL-STD-1553B总线曼彻斯特编解码器的FPGA实现.pdf

ieee std 1364-2005.rar_VerilogHDL

1800-2009 - IEEE SystemVerilog 语言标准

IEEE Std 1364-2005 IEEE Standard

The IEEE Verilog 1364-2000 2001 Standard

verilog1364-2001

IEEE_Std_1800-2005

最新资源

FPGA Verilog 规范硬件描述语言嵌入式 IEEE STD-1364