IVC102.pdf ivc资料
需积分: 7 17 浏览量
2021-12-23
15:23:21
上传
评论
收藏 664KB PDF 举报
1
®
IVC102
I
IN
V
B
1
2
3
4
5
6
11 12 13
Digital
Ground
Analog
Ground
Logic Low closes switches
9
10
14
V
O
V+
V–
S
1
S
2
Ionization
Chamber
Photodiode
60pF
30pF
10pF
S
1
C
1
C
2
C
3
S
2
International Airport Industrial Park • Mailing Address: PO Box 11400 • Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd. • Tucson, AZ 85706
Tel: (520) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132
®
PRECISION SWITCHED INTEGRATOR
TRANSIMPEDANCE AMPLIFIER
APPLICATIONS
● PRECISION LOW CURRENT MEASUREMENT
● PHOTODIODE MEASUREMENTS
● IONIZATION CHAMBER MEASUREMENTS
● CURRENT/CHARGE-OUTPUT SENSORS
● LEAKAGE CURRENT MEASUREMENT
IVC102
FEATURES
● ON-CHIP INTEGRATING CAPACITORS
● GAIN PROGRAMMED BY TIMING
● LOW INPUT BIAS CURRENT: 750fA max
● LOW NOISE
● LOW SWITCH CHARGE INJECTION
● FAST PULSE INTEGRATION
● LOW NONLINEARITY: 0.005% typ
● 14-PIN DIP, SO-14 SURFACE MOUNT
DESCRIPTION
The IVC102 is a precision integrating amplifier with
FET op amp, integrating capacitors, and low leakage
FET switches. It integrates low-level input current for
a user-determined period, storing the resulting voltage
on the integrating capacitor. The output voltage can be
held for accurate measurement. The IVC102 provides
a precision, lower noise alternative to conventional
transimpedance op amp circuits that require a very
high value feedback resistor.
The IVC102 is ideal for amplifying low-level sensor
currents from photodiodes and ionization chambers.
The input signal current can be positive or negative.
TTL/CMOS-compatible timing inputs control the inte-
gration period, hold and reset functions to set the
effective transimpedance gain and to reset (discharge)
the integrator capacitor.
Package options include 14-Pin plastic DIP and SO-14
surface-mount packages. Both are specified for the
–40°C to 85°C industrial temperature range.
© 1996 Burr-Brown Corporation PDS-1329A Printed in U.S.A. June, 1996
0V
Hold Integrate Hold Reset
Positive or Negative
Signal Integration
S
1
S
2
I
IN
(t)
V
O
=
–1
∫
dt
C
INT
SBFS009
剩余14页未读，继续阅读
评论0
最新资源