vhdl1(数据选择器)_VHDL数据选择器_designlibraryIEEE_AllOut_bent1ux_

VHDL实现数据选择器library ieee;use ieee.std_logic_1164.all;entity vhdl1 is port( abcdmn: in std_logic; y:out std_logic);end vhdl1;