IDCT.rar_IDCT_ISEVerilog_idctvhdl_矩阵_矩阵verilog资源-CSDN文库

共24个文件

v：4个

bin：4个

lso：2个

版权申诉

idct

33 浏览量 2022-09-24 01:49:29 上传评论收藏 468KB RAR 举报

资源推荐

资源详情

资源评论

收起资源包目录

IDCT.rar （24个子文件）

xst

projnav.tmp

dump.xst

IDCT.prj

ngx

notopt

opt

ntrc.scr 1KB

work

vlg4E

bram.bin 9KB

vlg1A

multiplier3.bin 18KB

vlg6C

_i_d_c_t.bin 95KB

hdllib.ref 232B

vlg18

multiplier1.bin 5KB

IDCT.xst 72B

IDCT.stx 1KB

IDCT.ngr 940KB

IDCT.cmd_log 83B

IDCT.ngc 525KB

_xmsgs

xst.xmsgs 369B

defines.v 11KB

idct.v 31KB

multiplier.v 7KB

IDCT.ise 231KB

IDCT_summary.html 4KB

.lso 6B

bram.v 16KB

IDCT.ise_ISE_Backup 231KB

IDCT.prj 75B

IDCT.syr 55KB

IDCT.ntrc_log 56B

IDCT.lso 6B

<HTML><HEAD><TITLE>Xilinx Design Summary</TITLE></HEAD> <BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'> <TABLE BORDER CELLSPACING=0 WIDTH='100%'> <TR ALIGN=CENTER BGCOLOR='#99CCFF'> <TD COLSPAN='4'>IDCT Project Status</TD></TR> <TR ALIGN=LEFT> <TD BGCOLOR='#FFFF99'>Project File:</TD> <TD>IDCT.ise</TD> <TD BGCOLOR='#FFFF99'>Current State:</TD> <TD>Synthesized</TD> </TR> <TR ALIGN=LEFT> <TD BGCOLOR='#FFFF99'>Module Name:</TD> <TD>IDCT</TD> <TD BGCOLOR='#FFFF99'><UL><LI>Errors:</LI></UL></TD> <TD ALIGN=LEFT>No Errors</TD> </TR> <TR ALIGN=LEFT> <TD BGCOLOR='#FFFF99'>Target Device:</TD> <TD>xc2v2000-6ff896</TD> <TD BGCOLOR='#FFFF99'><UL><LI>Warnings:</LI></UL></TD> <TD ALIGN=LEFT><A HREF_DISABLED='_xmsgs/*.xmsgs'>102 Warnings</A></TD> </TR> <TR ALIGN=LEFT> <TD BGCOLOR='#FFFF99'>Product Version:</TD> <TD>ISE 9.1i</TD> <TD BGCOLOR='#FFFF99'><UL><LI>Updated:</LI></UL></TD> <TD>??? ?? 23 13:34:12 2010</TD> </TR> </TABLE>   <TABLE BORDER CELLSPACING=0 WIDTH='100%'> <TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD COLSPAN='4'>IDCT Partition Summary</TD></TR> <TR><TD COLSPAN='4'>No partition information was found.</TD></TR> </TABLE>   <TABLE BORDER CELLSPACING=0 WIDTH='100%'> <TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD COLSPAN='4'>Device Utilization Summary (estimated values)</TD></TR> <TR ALIGN=CENTER BGCOLOR='#FFFF99'> <TD ALIGN=LEFT>Logic Utilization</TD><TD>Used</TD><TD>Available</TD><TD>Utilization</TD></TR> <TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of Slices</TD> <TD ALIGN=RIGHT>845</TD> <TD ALIGN=RIGHT>10752</TD> <TD ALIGN=RIGHT>7%</TD> </TR> <TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of Slice Flip Flops</TD> <TD ALIGN=RIGHT>301</TD> <TD ALIGN=RIGHT>21504</TD> <TD ALIGN=RIGHT>1%</TD> </TR> <TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of 4 input LUTs</TD> <TD ALIGN=RIGHT>1600</TD> <TD ALIGN=RIGHT>21504</TD> <TD ALIGN=RIGHT>7%</TD> </TR> <TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of bonded IOBs</TD> <TD ALIGN=RIGHT>33</TD> <TD ALIGN=RIGHT>624</TD> <TD ALIGN=RIGHT>5%</TD> </TR> <TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of BRAMs</TD> <TD ALIGN=RIGHT>4</TD> <TD ALIGN=RIGHT>56</TD> <TD ALIGN=RIGHT>7%</TD> </TR> <TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of GCLKs</TD> <TD ALIGN=RIGHT>1</TD> <TD ALIGN=RIGHT>16</TD> <TD ALIGN=RIGHT>6%</TD> </TR> </TABLE>   <TABLE BORDER CELLSPACING=0 WIDTH='100%'> <TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD COLSPAN='6'>Detailed Reports</TD></TR> <TR BGCOLOR='#FFFF99'><TD>Report Name</TD><TD>Status</TD><TD>Generated</TD> <TD ALIGN=LEFT>Errors</TD><TD ALIGN=LEFT>Warnings</TD><TD ALIGN=LEFT>Infos</TD></TR> <TR ALIGN=LEFT><TD><A HREF_DISABLED='IDCT.syr'>Synthesis Report</A></TD><TD>Current</TD><TD>??? ?? 23 13:34:10 2010</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='_xmsgs/xst.xmsgs'>102 Warnings</A></TD><TD ALIGN=LEFT><A HREF_DISABLED='_xmsgs/xst.xmsgs'>1 Info</A></TD></TR> <TR ALIGN=LEFT><TD>Translation Report</TD><TD> </TD><TD> </TD><TD> </TD><TD> </TD><TD> </TD></TR> <TR ALIGN=LEFT><TD>Map Report</TD><TD> </TD><TD> </TD><TD> </TD><TD> </TD><TD> </TD></TR> <TR ALIGN=LEFT><TD>Place and Route Report</TD><TD> </TD><TD> </TD><TD> </TD><TD> </TD><TD> </TD></TR> <TR ALIGN=LEFT><TD>Static Timing Report</TD><TD> </TD><TD> </TD><TD> </TD><TD> </TD><TD> </TD></TR> <TR ALIGN=LEFT><TD>Bitgen Report</TD><TD> </TD><TD> </TD><TD> </TD><TD> </TD><TD> </TD></TR> </TABLE> </BODY></HTML>

评论收藏

内容反馈

版权申诉