/******************** (C) COPYRIGHT 2011 野火嵌入式开发工作室 ********************
* 文件名 ：mcg.c
* 描述 ：工作时钟模式设置，锁相环。
* 备注 ：官方例程上修改
*
* 实验平台 ：野火kinetis开发板
* 库版本 ：
* 嵌入系统 ：
*
* 作者 ：
* 淘宝店 ：http://firestm32.taobao.com
* 技术支持论坛 ：http://www.ourdev.cn/bbs/bbs_list.jsp?bbs_id=1008
**********************************************************************************/
#include "common.h"
#include "mcg.h"
#include "mcg_cfg.h"
//时钟参数，便于外部调用
extern u32 core_clk_khz;
extern u32 core_clk_mhz;
extern u32 bus_clk_khz;
//时钟分频因子
struct mcg_div mcg_div = { PRDIV , VDIV , CORE_DIV , BUS_DIV , FLEX_DIV , FLASH_DIV }; //定义的同时，初始化
/*************************************************************************
* 野火嵌入式开发工作室
*
* 函数名称：pll_init
* 功能说明：锁相环函数，用于设定频率。
* 参数说明：crystal_val 晶体选项，这里没用到
* 函数返回：无
* 修改时间：2012-1-20
* 备 注：根据 全局变量 mcg_div 保存的分频因子来分频
*************************************************************************/
unsigned char pll_init(clk_option opt)
{
unsigned char pll_freq;
if(opt != PLLUSR ) //自定义模式，直接加载全局变量mcg_div的值
{
//设置MCG时钟
switch(opt)
{
case PLL48:
mcg_div.prdiv = 24;
mcg_div.vdiv = 0;
break;
case PLL50:
mcg_div.prdiv = 24;
mcg_div.vdiv = 1;
break;
case PLL96:
mcg_div.prdiv = 24;
mcg_div.vdiv = 24;
break;
case PLL100:
mcg_div.prdiv = 24;
mcg_div.vdiv = 26;
break;
case PLL110:
mcg_div.prdiv = 24;
mcg_div.vdiv = 31;
break;
case PLL120:
mcg_div.prdiv = 19;
mcg_div.vdiv = 24;
break;
case PLL125:
mcg_div.prdiv = 19;
mcg_div.vdiv = 26;
break;
case PLL130:
mcg_div.prdiv = 19;
mcg_div.vdiv = 28;
break;
case PLL140:
mcg_div.prdiv = 14;
mcg_div.vdiv = 18;
break;
case PLL150:
mcg_div.prdiv = 14;
mcg_div.vdiv = 21;
break;
case PLL160:
mcg_div.prdiv = 14;
mcg_div.vdiv = 24;
break;
case PLL170:
mcg_div.prdiv = 14;
mcg_div.vdiv = 27;
break;
case PLL180:
mcg_div.prdiv = 14;
mcg_div.vdiv = 30;
break;
case PLL200:
mcg_div.prdiv = 12;
mcg_div.vdiv = 28;
break;
case PLL225:
mcg_div.prdiv = 11;
mcg_div.vdiv = 30;
break;
case PLL250:
mcg_div.prdiv = 10;
mcg_div.vdiv = 31;
break;
default:
return pll_init(PLL100); //这情况不会发生。
}
//设置分频
mcg_div.core_div = 0; // core = MCG
/* 这里提示警告，但是安全的，是为了安全才故意添加进去 */
if (opt <= 1 * MAX_BUS_CLK) mcg_div.bus_div = 0; // bus = MCG
else if(opt <= 2 * MAX_BUS_CLK) mcg_div.bus_div = 1; // bus = MCG/2
else if(opt <= 3 * MAX_BUS_CLK) mcg_div.bus_div = 2; // bus = MCG/3
else if(opt <= 4 * MAX_BUS_CLK) mcg_div.bus_div = 3; // bus = MCG/4 这里提示警告，不过没关系
else mcg_div.bus_div = 15; // bus = MCG/16
mcg_div.flex_div = mcg_div.bus_div; // flex = bus
/* 这里提示警告，但是安全的，是为了安全才故意添加进去 */
if (opt <= 1 * MAX_FLASH_CLK) mcg_div.flash_div = 0; // flash = MCG
else if(opt <= 2 * MAX_FLASH_CLK) mcg_div.flash_div = 1; // flash = MCG/2
else if(opt <= 3 * MAX_FLASH_CLK) mcg_div.flash_div = 2; // flash = MCG/3
else if(opt <= 4 * MAX_FLASH_CLK) mcg_div.flash_div = 3; // flash = MCG/4
else if(opt <= 5 * MAX_FLASH_CLK) mcg_div.flash_div = 4; // flash = MCG/5
else if(opt <= 6 * MAX_FLASH_CLK) mcg_div.flash_div = 5; // flash = MCG/6
else if(opt <= 7 * MAX_FLASH_CLK) mcg_div.flash_div = 6; // flash = MCG/7
else if(opt <= 8 * MAX_FLASH_CLK) mcg_div.flash_div = 7; // flash = MCG/8
else if(opt <= 9 * MAX_FLASH_CLK) mcg_div.flash_div = 8; // flash = MCG/9 这里提示警告，不过没关系
else if(opt <= 10 * MAX_FLASH_CLK) mcg_div.flash_div = 9; // flash = MCG/10
else mcg_div.flash_div = 15; // flash = MCG/16
}
pll_freq = (u8)(( (u16)50 * (u16)( mcg_div.vdiv + 24 )) / (u16)( mcg_div.prdiv + 1 ) ); // 50/ ( prdiv +1 ) * ( mcg_div.vdiv + 24 )
//上电复位后，单片机会自动进入 FEI 模式，使用 内部参考时钟
//为了使用外部时钟参考源，我们要先进入 FBE 模式:
#if (defined(K60_CLK) || defined(ASB817))
MCG_C2 = 0;
#else
// Enable external oscillator, RANGE=2, HGO=1, EREFS=1, LP=0, IRCS=0
MCG_C2 = MCG_C2_RANGE(2) | MCG_C2_HGO_MASK | MCG_C2_EREFS_MASK;
#endif
//初始化晶振后释放锁定状态的振荡器和GPIO
SIM_SCGC4 |= SIM_SCGC4_LLWU_MASK;
LLWU_CS |= LLWU_CS_ACKISO_MASK;
// Select external oscilator and Reference Divider and clear IREFS to start ext osc
// CLKS=2, FRDIV=3, IREFS=0, IRCLKEN=0, IREFSTEN=0
MCG_C1 = MCG_C1_CLKS(2) | MCG_C1_FRDIV(3);
/* if we aren't using an osc input we don't need to wait for the osc to init */
#if (!defined(K60_CLK) && !defined(ASB817))
while (!(MCG_S & MCG_S_OSCINIT_MASK)) {}; //等待晶振稳定
#endif
while (MCG_S & MCG_S_IREFST_MASK) {}; // wait for Reference clock Status bit to clear
while (((MCG_S & MCG_S_CLKST_MASK) >> MCG_S_CLKST_SHIFT) != 0x2) {}; // Wait for clock status bits to show clock source is ext ref clk
//进入FBE模式 分频后结果必须在 ：2 MHz ~ 4 MHz.
// n (n+1)分频 50M/(n+1) n为12~24之间
MCG_C5 = MCG_C5_PRDIV(mcg_div.prdiv); // prdiv +1 分频 ：2M
MCG_C6 = 0x0; // Ensure MCG_C6 is at the reset default of 0. LOLIE disabled, PLL disabled, clk monitor disabled, PLL VCO divider is clear
// 设置系统分频因子选项
//MCG=PLL, core = MCG/(mcg_div.core_div + 1), bus = MCG/(mcg_div.bus_div + 1),
//FlexBus = MCG/(mcg_div.flex_div + 1), Flash clock= MCG/(mcg_div.flash_div + 1)
set_sys_dividers(mcg_div.core_div, mcg_div.bus_div, mcg_div.flex_div, mcg_div.flash_div);
// Set the VCO divider and enable the PLL for 48MHz, LOLIE=0, PLLS=1, CME=0, VDIV=0
// n (n+24)倍频 n为0~31之间
MCG_C6 = MCG_C6_PLLS_MASK | MCG_C6_VDIV(mcg_div.vdiv) ; // mcg_div.vdiv + 1 倍频
while (!(MCG_S & MCG_S_PLLST_MASK)) {}; // wait for PLL status bit to set
while (!(MCG_S & MCG_S_LOCK_MASK)) {}; // Wait for LOCK bit to set
// 现在已经进入了 PBE 模式
// Transition into PEE by setting CLKS to 0
// CLKS=0, FRDIV=3, IREFS=0, IRCLKEN=0, IREFSTEN=0
MCG_C1 &= ~MCG_C1_CLKS_MASK;
// Wait for clock status bits to update
while (((MCG_S & MCG_S_CLKST_MASK) >> MCG_S_CLKST_SHIFT) != 0x3) {};
// 现在已经进入了 PEE 模式
return pll_freq;
} //pll_init
__RAMFUN void set_sys_dividers(uint32 outdiv1, uint32 outdiv2, uint32 outdiv3, uint32 outdiv4)
{
/*
* This routine must be placed in RAM. It is a workaround for errata e2448.
* Flash prefetch must be disa
