ALU.rar_alu_were4yf资源-CSDN文库

共34个文件

xmsgs：3个

prj：3个

vhd：3个

版权申诉

72 浏览量 2022-09-20 11:32:15 上传评论收藏 747KB RAR 举报

资源推荐

资源详情

资源评论

收起资源包目录

ALU.rar （34个子文件）

ALU

ALU_EJERCICIO_stx_beh.prj 36B

ALU_EJERCICIO.xst 1KB

unidad_aritmetica.vhd 301B

isim.log 2KB

iseconfig

ALU_EJERCICIO.xreport 20KB

ALU.projectmgr 8KB

ALU.xise 4KB

ALU_EJERCICIO_isim_beh.exe 93KB

fuse.log 1KB

ALU_EJERCICIO.prj 31B

_xmsgs

xst.xmsgs 662B

pn_parser.xmsgs 763B

ALU_EJERCICIO_xst.xrpt 11KB

ALU_EJERCICIO_beh.prj 31B

simul.wcfg 2KB

ipcore_dir

ALU_EJERCICIO.vhd 997B

ALU_ise12migration.zip 692KB

ALU_EJERCICIO_isim_beh.wdb 9KB

ALU_EJERCICIO.lso 6B

ALU_EJERCICIO.ngc 5KB

unidad_aritmetica.bmm 0B

ALU_EJERCICIO.ngr 13KB

ALU_EJERCICIO.stx 0B

ALU.gise 1KB

xilinxsim.ini 16B

webtalk_pn.xml 3KB

ALU_EJERCICIO_summary.html 5KB

ALU_EJERCICIO.syr 11KB

unidad_logica.vhd 202B

fuse.xmsgs 367B

ALU_EJERCICIO.cmd_log 140B

ALU_EJERCICIO_envsettings.html 9KB

isim.cmd 44B

fuseRelaunch.cmd 199B

<HTML><HEAD><TITLE>Xilinx System Settings Report</TITLE></HEAD> <BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'> <center><big><big>System Settings</big></big></center> <A NAME="Environment Settings"></A>   <TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'> <TR ALIGN=CENTER BGCOLOR='#99CCFF'> <TD ALIGN=CENTER COLSPAN='5'> Environment Settings </TD> </tr> <tr bgcolor='#ffff99'> <td>Environment Variable</td> <td>xst</td> <td>ngdbuild</td> <td>map</td> <td>par</td> </tr> <tr> <td>PATHEXT</td> <td>.COM; .EXE; .BAT; .CMD; .VBS; .VBE; .JS; .JSE; .WSF; .WSH; .MSC</td> <td>< data not available ></td> <td>< data not available ></td> <td>< data not available ></td> </tr> <tr> <td>Path</td> <td>C:\Xilinx\13.2\ISE_DS\ISE\\lib\nt64; C:\Xilinx\13.2\ISE_DS\ISE\\bin\nt64; C:\Xilinx\13.2\ISE_DS\PlanAhead\bin; C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64; C:\Xilinx\13.2\ISE_DS\ISE\lib\nt64; C:\Xilinx\13.2\ISE_DS\EDK\bin\nt64; C:\Xilinx\13.2\ISE_DS\EDK\lib\nt64; C:\Xilinx\13.2\ISE_DS\EDK\gnu\microblaze\nt64\bin; C:\Xilinx\13.2\ISE_DS\EDK\gnu\powerpc-eabi\nt64\bin; C:\Xilinx\13.2\ISE_DS\EDK\gnuwin\bin; C:\Xilinx\13.2\ISE_DS\common\bin\nt64; C:\Xilinx\13.2\ISE_DS\common\lib\nt64; C:\Program Files\Dell\DW WLAN Card; C:\Windows\system32; C:\Windows; C:\Windows\System32\Wbem; C:\Windows\System32\WindowsPowerShell\v1.0\; C:\Program Files\WIDCOMM\Bluetooth Software\; C:\Program Files\WIDCOMM\Bluetooth Software\syswow64; C:\Program Files (x86)\Intel\OpenCL SDK\2.0\bin\x86; C:\Program Files (x86)\Intel\OpenCL SDK\2.0\bin\x64; C:\PROGRA~2\PICC</td> <td>< data not available ></td> <td>< data not available ></td> <td>< data not available ></td> </tr> <tr> <td>XILINX</td> <td>C:\Xilinx\13.2\ISE_DS\ISE\</td> <td>< data not available ></td> <td>< data not available ></td> <td>< data not available ></td> </tr> <tr> <td>XILINX_DSP</td> <td>C:\Xilinx\13.2\ISE_DS\ISE</td> <td>< data not available ></td> <td>< data not available ></td> <td>< data not available ></td> </tr> <tr> <td>XILINX_EDK</td> <td>C:\Xilinx\13.2\ISE_DS\EDK</td> <td>< data not available ></td> <td>< data not available ></td> <td>< data not available ></td> </tr> <tr> <td>XILINX_PLANAHEAD</td> <td>C:\Xilinx\13.2\ISE_DS\PlanAhead</td> <td>< data not available ></td> <td>< data not available ></td> <td>< data not available ></td> </tr> </TABLE> <A NAME="Synthesis Property Settings"></A>   <TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'> <TR ALIGN=CENTER BGCOLOR='#99CCFF'> <TD ALIGN=CENTER COLSPAN='4'>Synthesis Property Settings </TD> </tr> <tr bgcolor='#ffff99'> <td>Switch Name</td> <td>Property Name</td> <td>Value</td> <td>Default Value</td> </tr> <tr> <td>-ifn</td> <td> </td> <td>ALU_EJERCICIO.prj</td> <td> </td> </tr> <tr> <td>-ifmt</td> <td> </td> <td>mixed</td> <td>Mixed</td> </tr> <tr> <td>-ofn</td> <td> </td> <td>ALU_EJERCICIO</td> <td> </td> </tr> <tr> <td>-ofmt</td> <td> </td> <td>NGC</td> <td>NGC</td> </tr> <tr> <td>-p</td> <td> </td> <td>xc6slx9-3-csg225</td> <td> </td> </tr> <tr> <td>-top</td> <td> </td> <td>ALU_EJERCICIO</td> <td> </td> </tr> <tr> <td>-opt_mode</td> <td>Optimization Goal</td> <td>Speed</td> <td>Speed</td> </tr> <tr> <td>-opt_level</td> <td>Optimization Effort</td> <td>1</td> <td>1</td> </tr> <tr> <td>-power</td> <td>Power Reduction</td> <td>NO</td> <td>No</td> </tr> <tr> <td>-iuc</td> <td>Use synthesis Constraints File</td> <td>NO</td> <td>No</td> </tr> <tr> <td>-keep_hierarchy</td> <td>Keep Hierarchy</td> <td>No</td> <td>No</td> </tr> <tr> <td>-netlist_hierarchy</td> <td>Netlist Hierarchy</td> <td>As_Optimized</td> <td>As_Optimized</td> </tr> <tr> <td>-rtlview</td> <td>Generate RTL Schematic</td> <td>Yes</td> <td>No</td> </tr> <tr> <td>-glob_opt</td> <td>Global Optimization Goal</td> <td>AllClockNets</td> <td>AllClockNets</td> </tr> <tr> <td>-read_cores</td> <td>Read Cores</td> <td>YES</td> <td>Yes</td> </tr> <tr> <td>-write_timing_constraints</td> <td>Write Timing Constraints</td> <td>NO</td> <td>No</td> </tr> <tr> <td>-cross_clock_analysis</td> <td>Cross Clock Analysis</td> <td>NO</td> <td>No</td> </tr> <tr> <td>-bus_delimiter</td> <td>Bus Delimiter</td> <td><></td> <td><></td> </tr> <tr> <td>-slice_utilization_ratio</td> <td>Slice Utilization Ratio</td> <td>100</td> <td>100</td> </tr> <tr> <td>-bram_utilization_ratio</td> <td>BRAM Utilization Ratio</td> <td>100</td> <td>100</td> </tr> <tr> <td>-dsp_utilization_ratio</td> <td>DSP Utilization Ratio</td> <td>100</td> <td>100</td> </tr> <tr> <td>-reduce_control_sets</td> <td> </td> <td>Auto</td> <td>Auto</td> </tr> <tr> <td>-fsm_extract</td> <td> </td> <td>YES</td> <td>Yes</td> </tr> <tr> <td>-fsm_encoding</td> <td> </td> <td>Auto</td> <td>Auto</td> </tr> <tr> <td>-safe_implementation</td> <td> </td> <td>No</td> <td>No</td> </tr> <tr> <td>-fsm_style</td> <td> </td> <td>LUT</td> <td>LUT</td> </tr> <tr> <td>-ram_extract</td> <td> </td> <td>Yes</td> <td>Yes</td> </tr> <tr> <td>-ram_style</td> <td> </td> <td>Auto</td> <td>Auto</td> </tr> <tr> <td>-rom_extract</td> <td> </td> <td>Yes</td> <td>Yes</td> </tr> <tr> <td>-shreg_extract</td> <td> </td> <td>YES</td> <td>Yes</td> </tr> <tr> <td>-rom_style</td> <td> </td> <td>Auto</td> <td>Auto</td> </tr> <tr> <td>-auto_bram_packing</td> <td> </td> <td>NO</td> <td>No</td> </tr> <tr> <td>-resource_sharing</td> <td> </td> <td>YES</td> <td>Yes</td> </tr> <tr> <td>-async_to_sync</td> <td> </td> <td>NO</td> <td>No</td> </tr> <tr> <td>-use_dsp48</td> <td> </td> <td>Auto</td> <td>Auto</td> </tr> <tr> <td>-iobuf</td> <td> </td> <td>YES</td> <td>Yes</td> </tr> <tr> <td>-max_fanout</td> <td> </td> <td>100000</td> <td>100000</td> </tr> <tr> <td>-bufg</td> <td> </td> <td>16</td> <td>16</td> </tr> <tr> <td>-register_duplication</td> <td> </td> <td>YES</td> <td>Yes</td> </tr> <tr> <td>-register_balancing</td> <td> </td> <td>No</td> <td>No</td> </tr> <tr> <td>-optimize_primitives</td> <td> </td> <td>NO</td> <td>No</td> </tr> <tr> <td>-use_clock_enable</td> <td> </td> <td>Auto</td> <td>Auto</td> </tr> <tr> <td>-use_sync_set</td> <td> </td> <td>Auto</td> <td>Auto</td> </tr> <tr> <td>-use_sync_reset</td> <td> </td> <td>Auto</td> <td>Auto</td> </tr> <tr> <td>-iob</td> <td> </td> <td>Auto</td> <td>Auto</td> </tr> <tr> <td>-equivalent_register_removal</td> <td> </td> <td>YES</td> <td>Yes</td> </tr> <tr> <td>-slice_utilization_ratio_maxmargin</td> <td> </td> <td>5</td> <td>0</td> </tr> </TABLE> <A NAME="Operating System Information"></A>   <TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'> <TR ALIGN=CENTER BGCOLOR='#99CCFF'> <TD ALIGN=CENTER COLSPAN='5'> Operating System Information </TD> </tr> <tr bgcolor='#ffff99'> <td>Operating System Information</td> <td>xst</td> <td>ngdbuild</td> <td>map</td> <td>par</td> </tr> <tr> <td>CPU Architecture/Speed</td> <td>Intel(R) Pentium(R) CPU 2117U @ 1.80GHz/1795 MHz</td> <td><  data n

评论收藏

内容反馈

版权申诉