Specification for
Display Serial Interface (DSI
SM
)
Version
1.3
23 March 2015
MIPI Board Adopted 10 March 2015
Corrections Approved 23 March 2015
Further technical changes to this document are expected as work continues in the
Display Working
Group.
Copyright © 2005-2015 MIPI Alliance, Inc.
All rights reserved.
Confidential
Version 1.3 23-Mar-2015 Specification for DSI
NOTICE OF DISCLAIMER
The material contained herein is not a license, either expressly or impliedly, to any IPR owned or controlled
by any of the authors or developers of this material or MIPI
®
. The material contained herein is provided on
an “AS IS” basis and to the maximum extent permitted by applicable law, this material is provided AS IS
AND WITH ALL FAULTS, and the authors and developers of this material and MIPI hereby disclaim all
other warranties and conditions, either express, implied or statutory, including, but not limited to, any (if
any) implied warranties, duties or conditions of merchantability, of fitness for a particular purpose, of
accuracy or completeness of responses, of results, of workmanlike effort, of lack of viruses, and of lack of
negligence.
All materials contained herein are protected by copyright laws, and may not be reproduced, republished,
distributed, transmitted, displayed, broadcast or otherwise exploited in any manner without the express
prior written permission of MIPI Alliance. MIPI, MIPI Alliance and the dotted rainbow arch and all related
trademarks, tradenames, and other intellectual property are the exclusive property of MIPI Alliance and
cannot be used without its express prior written permission.
ALSO, THERE IS NO WARRANTY OF CONDITION OF TITLE, QUIET ENJOYMENT, QUIET
POSSESSION, CORRESPONDENCE TO DESCRIPTION OR NON-INFRINGEMENT WITH REGARD
TO THIS MATERIAL OR THE CONTENTS OF THIS DOCUMENT. IN NO EVENT WILL ANY
AUTHOR OR DEVELOPER OF THIS MATERIAL OR THE CONTENTS OF THIS DOCUMENT OR
MIPI BE LIABLE TO ANY OTHER PARTY FOR THE COST OF PROCURING SUBSTITUTE GOODS
OR SERVICES, LOST PROFITS, LOSS OF USE, LOSS OF DATA, OR ANY INCIDENTAL,
CONSEQUENTIAL, DIRECT, INDIRECT, OR SPECIAL DAMAGES WHETHER UNDER
CONTRACT, TORT, WARRANTY, OR OTHERWISE, ARISING IN ANY WAY OUT OF THIS OR ANY
OTHER AGREEMENT, SPECIFICATION OR DOCUMENT RELATING TO THIS MATERIAL,
WHETHER OR NOT SUCH PARTY HAD ADVANCE NOTICE OF THE POSSIBILITY OF SUCH
DAMAGES.
Without limiting the generality of this Disclaimer stated above, the user of the contents of this Document is
further notified that MIPI: (a) does not evaluate, test or verify the accuracy, soundness or credibility of the
contents of this Document; (b) does not monitor or enforce compliance with the contents of this Document;
and (c) does not certify, test, or in any manner investigate products or services or any claims of compliance
with the contents of this Document. The use or implementation of the contents of this Document may
involve or require the use of intellectual property rights (“IPR”) including (but not limited to) patents,
patent applications, or copyrights owned by one or more parties, whether or not Members of MIPI. MIPI
does not make any search or investigation for IPR, nor does MIPI require or request the disclosure of any
IPR or claims of IPR as respects the contents of this Document or otherwise.
Questions pertaining to this document, or the terms or conditions of its provision, should be addressed to:
MIPI Alliance, Inc.
c/o IEEE-ISTO
445 Hoes Lane
Piscataway, NJ 08854
Attn: Board Secretary
Copyright © 2005-2015 MIPI Alliance, Inc.
All rights reserved.
Confidential
ii
Version 1.3 23-Mar-2015 Specification for DSI
Contents 1
Contents ......................................................................................................................................................... iii
2
Figures ......................................................................................................................................................... viii
3
Tables .............................................................................................................................................................. x
4
Release History ............................................................................................................................................... xi
5
1
Overview ................................................................................................................................................. 1 6
1.1
Scope ............................................................................................................................................... 1 7
1.2
Purpose ............................................................................................................................................ 1 8
2
Terminology (informative) ...................................................................................................................... 2 9
2.1
Definitions ....................................................................................................................................... 2 10
2.2
Abbreviations .................................................................................................................................. 4 11
2.3
Acronyms ........................................................................................................................................ 4 12
3
References ............................................................................................................................................... 7 13
3.1
Display Bus Interface Standard for Parallel Signaling (DBI-2) ...................................................... 7 14
3.2
Display Pixel Interface Standard for Parallel Signaling (DPI-2) ..................................................... 8 15
3.3
MIPI Alliance Specification for Display Command Set (DCS) ...................................................... 8 16
3.4
MIPI Alliance Standard for Camera Serial Interface 2 (CSI-2)....................................................... 8 17
3.5
MIPI Alliance Specification for D-PHY (D-PHY) .......................................................................... 8 18
3.6
MIPI Alliance Specification for Stereoscopic Display Formats (SDF) ........................................... 9 19
4
DSI Introduction .................................................................................................................................... 10 20
4.1
DSI Layer Definitions ................................................................................................................... 11 21
4.2
Command and Video Modes ......................................................................................................... 12 22
4.2.1
Command Mode .................................................................................................................... 12 23
4.2.2
Video Mode Operation .......................................................................................................... 12 24
4.2.3
Virtual Channel Capability .................................................................................................... 12 25
5
DSI Physical Layer ................................................................................................................................ 14 26
5.1
Data Flow Control ......................................................................................................................... 14 27
5.2
Bidirectionality and Low Power Signaling Policy ........................................................................ 14 28
5.3
Command Mode Interfaces ........................................................................................................... 15 29
5.4
Video Mode Interfaces .................................................................................................................. 15 30
5.5
Bidirectional Control Mechanism ................................................................................................. 15 31
5.6
Clock Management ........................................................................................................................ 16 32
5.6.1
Clock Requirements .............................................................................................................. 16 33
5.6.2
Clock Power and Timing ....................................................................................................... 17 34
5.7
System Power-Up and Initialization .............................................................................................. 17 35
6
Multi-Lane Distribution and Merging ................................................................................................... 19 36
Copyright © 2005-2015 MIPI Alliance, Inc.
All rights reserved.
Confidential
iii
Version 1.3 23-Mar-2015 Specification for DSI
6.1
Multi-Lane Interoperability and Lane-number Mismatch ............................................................. 20 37
6.1.1
Clock Considerations with Multi-Lane .................................................................................. 21 38
6.1.2
Bidirectionality and Multi-Lane Capability ........................................................................... 21 39
6.1.3
SoT and EoT in Multi-Lane Configurations .......................................................................... 21 40
6.2
Multi-DSI Receiver Configuration with DSI Sub-Links ............................................................... 24 41
6.2.1
Architecture for a Multi-DSI Receiver Configuration ........................................................... 24 42
6.2.2
Lane Mapping for a Multi-DSI Receiver Configuration ....................................................... 28 43
6.2.3
Video Mode Lane Timing for a DSI Sub-Link ...................................................................... 30 44
6.2.4
Command Mode Use with DSI Sub-Links in a Multi-DSI Receiver Configuration 45
(informative) .......................................................................................................................................... 31
46
7
Low-Level Protocol Errors and Contention .......................................................................................... 33 47
7.1
Low-Level Protocol Errors ............................................................................................................ 33 48
7.1.1
SoT Error ............................................................................................................................... 33 49
7.1.2
SoT Sync Error ...................................................................................................................... 34 50
7.1.3
EoT Sync Error ...................................................................................................................... 34 51
7.1.4
Escape Mode Entry Command Error ..................................................................................... 35 52
7.1.5
LP Transmission Sync Error .................................................................................................. 35 53
7.1.6
False Control Error ................................................................................................................ 35 54
7.2
Contention Detection and Recovery .............................................................................................. 36 55
7.2.1
Contention Detection in LP Mode ......................................................................................... 36 56
7.2.2
Contention Recovery Using Timers ...................................................................................... 36 57
7.3
Additional Timers .......................................................................................................................... 38 58
7.3.1
Turnaround Acknowledge Timeout (TA_TO) ....................................................................... 38 59
7.3.2
Peripheral Reset Timeout (PR_TO) ....................................................................................... 39 60
7.3.3
Peripheral Response Timeout (PRESP_TO) ......................................................................... 39 61
7.4
Acknowledge and Error Reporting Mechanism ............................................................................ 40 62
8
DSI Protocol .......................................................................................................................................... 41 63
8.1
Multiple Packets per Transmission ................................................................................................ 41 64
8.2
Packet Composition ....................................................................................................................... 42 65
8.3
Endian Policy ................................................................................................................................ 43 66
8.4
General Packet Structure ............................................................................................................... 43 67
8.4.1
Long Packet Format ............................................................................................................... 43 68
8.4.2
Short Packet Format .............................................................................................................. 45 69
8.5
Common Packet Elements ............................................................................................................. 45 70
8.5.1
Data Identifier Byte ............................................................................................................... 45 71
8.5.2
Error Correction Code ........................................................................................................... 46 72
8.6
Interleaved Data Streams ............................................................................................................... 46 73
Copyright © 2005-2015 MIPI Alliance, Inc.
All rights reserved.
Confidential
iv
Version 1.3 23-Mar-2015 Specification for DSI
8.6.1
Interleaved Data Streams and Bidirectionality ...................................................................... 47 74
8.7
Processor to Peripheral Direction (Processor-Sourced) Packet Data Types .................................. 47 75
8.7.1
Processor-sourced Data Type Summary ................................................................................ 47 76
8.7.2
Frame Synchronized Transactions ......................................................................................... 48 77
8.8
Processor-to-Peripheral Transactions – Detailed Format Description ........................................... 50 78
8.8.1
Sync Event (H Start, H End, V Start, V End), Data Type = XX 0001 (0xX1) ...................... 50 79
8.8.2
EoTp, Data Type = 00 1000 (0x08) ....................................................................................... 51 80
8.8.3
Color Mode Off Command, Data Type = 00 0010 (0x02) .................................................... 52 81
8.8.4
Color Mode On Command, Data Type = 01 0010 (0x12) ..................................................... 52 82
8.8.5
Shutdown Peripheral Command, Data Type = 10 0010 (0x22) ............................................. 52 83
8.8.6
Turn On Peripheral Command, Data Type = 11 0010 (0x32) ............................................... 52 84
8.8.7
Generic Short WRITE Packet with 0, 1, or 2 parameters, Data Types = 00 0011 (0x03), 01 85
0011 (0x13), 10 0011 (0x23), Respectively .......................................................................................... 53
86
8.8.8
Generic READ Request with 0, 1, or 2 Parameters, Data Types = 00 0100 (0x04), 01 0100 87
(0x14), 10 0100(0x24), Respectively .................................................................................................... 53
88
8.8.9
DCS Commands .................................................................................................................... 53 89
8.8.10
Set Maximum Return Packet Size, Data Type = 11 0111 (0x37) .......................................... 54 90
8.8.11
Null Packet (Long), Data Type = 00 1001 (0x09) ................................................................. 55 91
8.8.12
Blanking Packet (Long), Data Type = 01 1001 (0x19).......................................................... 55 92
8.8.13
Generic Long Write, Data Type = 10 1001 (0x29) ................................................................ 55 93
8.8.14
Loosely Packed Pixel Stream, 20-bit YCbCr 4:2:2 Format, Data Type = 00 1100 (0x0C) ... 55 94
8.8.15
Packed Pixel Stream, 24-bit YCbCr 4:2:2 Format, Data Type = 01 1100 (0x1C) ................. 56 95
8.8.16
Packed Pixel Stream, 16-bit YCbCr 4:2:2 Format, Data Type = 10 1100 (0x2C) ................. 57 96
8.8.17
Packed Pixel Stream, 30-bit Format, Long Packet, Data Type = 00 1101 (0x0D) ................ 58 97
8.8.18
Packed Pixel Stream, 36-bit Format, Long Packet, Data Type = 01 1101 (0x1D) ................ 59 98
8.8.19
Packed Pixel Stream, 12-bit YCbCr 4:2:0 Format, Data Type = 11 1101 (0x3D) ................ 60 99
8.8.20
Packed Pixel Stream, 16-bit Format, Long Packet, Data Type 00 1110 (0x0E) .................... 61 100
8.8.21
Packed Pixel Stream, 18-bit Format, Long Packet, Data Type = 01 1110 (0x1E)................. 62 101
8.8.22
Pixel Stream, 18-bit Format in Three Bytes, Long Packet, Data Type = 10 1110 (0x2E) ..... 63 102
8.8.23
Packed Pixel Stream, 24-bit Format, Long Packet, Data Type = 11 1110 (0x3E)................. 65 103
8.8.24
Compressed Pixel Stream, Long Packet, Data Type = 00 1011 (0x0B) ................................ 65 104
8.8.25
Compression Mode Command, Data Type = 00 0111 (0x07) ............................................... 67 105
8.8.26
Picture Parameter Set (0x0A) ................................................................................................ 68 106
8.8.27
Execute Queue (0x16) ........................................................................................................... 68 107
8.8.28
DO NOT USE and Reserved Data Types .............................................................................. 68 108
8.9
Peripheral-to-Processor (Reverse Direction) LP Transmissions ................................................... 68 109
8.9.1
Packet Structure for Peripheral-to-Processor LP Transmissions ........................................... 69 110
8.9.2
System Requirements for ECC and Checksum and Packet Format ....................................... 69 111
Copyright © 2005-2015 MIPI Alliance, Inc.
All rights reserved.
Confidential
v
评论14