LatticeMico32 Processor
Reference Manual
Lattice Semiconductor Corporation
5555 NE Moore Court
Hillsboro, OR 97124
(503) 268-8000
July 2009
LatticeMico32 Processor Reference Manual ii
Copyright
Copyright © 2008 Lattice Semiconductor Corporation.
This document may not, in whole or part, be copied, photocopied,
reproduced, translated, or reduced to any electronic medium or machine-
readable form without prior written consent from Lattice Semiconductor
Corporation.
Trademarks
Lattice Semiconductor Corporation, L Lattice Semiconductor Corporation
(logo), L (stylized), L (design), Lattice (design), LSC, E
2
CMOS, Extreme
Performance, FlashBAK, flexiFlash, flexiMAC, flexiPCS, FreedomChip, GAL,
GDX, Generic Array Logic, HDL Explorer, IPexpress, ISP, ispATE, ispClock,
ispDOWNLOAD, ispGAL, ispGDS, ispGDX, ispGDXV, ispGDX2,
ispGENERATOR, ispJTAG, ispLEVER, ispLeverCORE, ispLSI, ispMACH,
ispPAC, ispTRACY, ispTURBO, ispVIRTUAL MACHINE, ispVM, ispXP,
ispXPGA, ispXPLD, LatticeEC, LatticeECP, LatticeECP-DSP, LatticeECP2,
LatticeECP2M, LatticeMico8, LatticeMico32, LatticeSC, LatticeSCM,
LatticeXP, LatticeXP2, MACH, MachXO, MACO, ORCA, PAC, PAC-Designer,
PAL, Performance Analyst, PURESPEED, Reveal, Silicon Forest,
Speedlocked, Speed Locking, SuperBIG, SuperCOOL, SuperFAST,
SuperWIDE, sysCLOCK, sysCONFIG, sysDSP, sysHSI, sysI/O, sysMEM, The
Simple Machine for Complex Design, TransFR, UltraMOS, and specific
product designations are either registered trademarks or trademarks of
Lattice Semiconductor Corporation or its subsidiaries in the United States
and/or other countries. ISP, Bringing the Best Together, and More of the Best
are service marks of Lattice Semiconductor Corporation.
HyperTransport is a licensed trademark of the HyperTransport Technology
Consortium in the U.S. and other jurisdictions.
Other product names used in this publication are for identification purposes
only and may be trademarks of their respective companies.
Disclaimers
NO WARRANTIES: THE INFORMATION PROVIDED IN THIS DOCUMENT
IS “AS IS” WITHOUT ANY EXPRESS OR IMPLIED WARRANTY OF ANY
KIND INCLUDING WARRANTIES OF ACCURACY, COMPLETENESS,
MERCHANTABILITY, NONINFRINGEMENT OF INTELLECTUAL
PROPERTY, OR FITNESS FOR ANY PARTICULAR PURPOSE. IN NO
EVENT WILL LATTICE SEMICONDUCTOR CORPORATION (LSC) OR ITS
SUPPLIERS BE LIABLE FOR ANY DAMAGES WHATSOEVER (WHETHER
DIRECT, INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL,
INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS,
BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT
OF THE USE OF OR INABILITY TO USE THE INFORMATION PROVIDED
IN THIS DOCUMENT, EVEN IF LSC HAS BEEN ADVISED OF THE
POSSIBILITY OF SUCH DAMAGES. BECAUSE SOME JURISDICTIONS
PROHIBIT THE EXCLUSION OR LIMITATION OF CERTAIN LIABILITY,
SOME OF THE ABOVE LIMITATIONS MAY NOT APPLY TO YOU.
LSC may make changes to these materials, specifications, or information, or
to the products described herein, at any time without notice. LSC makes no
commitment to update this documentation. LSC reserves the right to
discontinue any product or service without notice and assumes no obligation
LatticeMico32 Processor Reference Manual iii
to correct any errors contained herein or to advise any user of this document
of any correction if such be made. LSC recommends its customers obtain the
latest version of the relevant information to establish, before ordering, that the
information being relied upon is current.
Type Conventions Used in This Document
Convention Meaning or Use
Bold Items in the user interface that you select or click. Text that you type
into the user interface.
<Italic> Variables in commands, code syntax, and path names.
Ctrl+L Press the two keys at the same time.
Courier Code examples. Messages, reports, and prompts from the software.
...
Omitted material in a line of code.
.
.
.
Omitted lines in code and report examples.
[ ]
Optional items in syntax descriptions. In bus specifications, the
brackets are required.
( )
Grouped items in syntax descriptions.
{ } Repeatable items in syntax descriptions.
|
A choice between items in syntax descriptions.
LatticeMico32 Processor Reference Manual iv
LatticeMico32 Processor Reference Manual v
Contents
Chapter 1 LatticeMico32 Processor and Systems 1
Chapter 2 Programmer’s Model 5
Pipeline Architecture 5
Data Types 6
Register Architecture 7
General-Purpose Registers 7
Control and Status Registers 9
Memory Architecture 14
Address Space 14
Endianness 14
Address Alignment 15
Stack Layout 15
Caches 16
Inline Memories 18
Exceptions 20
Exception Processing 21
Exception Handlers 22
Nested Exceptions 26
Remapping the Exception Table 26
Reset Summary 26
Using Breakpoints 27
Using Watchpoints 27
Debug Architecture 28
DC – Debug Control 29
DEBA – Debug Exception Base Address 29
JTX – JTAG UART Transmit Register 29
JRX – JTAG UART Receive Register 30
BPn – Breakpoint 30
WPn – Watchpoint 31
Instruction Set Categories 31
