/*****************************************************************************
* MODIFICATION HISTORY:
*
* Ver Who Date Changes
* ----- ---- -------- ---------------------------------------------------
* 3.02a sdm 05/30/11 Added Xuint64 typedef and XUINT64_MSW/XUINT64_LSW macros
* 3.02a sdm 06/27/11 Added INST_SYNC and DATA_SYNC macros for all the CPUs
* 3.02a sdm 07/07/11 Updated ppc440 boot.S to set guarded bit for all but
* cacheable regions
* Update ppc440/xil_cache.c to use CACHEABLE_REGION_MASK
* generated by the cpu driver, for enabling caches
* 3.02a sdm 07/08/11 Updated microblaze cache flush APIs based on write-back/
* write-thru caches
* 3.03a sdm 08/20/11 Updated the tag/data RAM latency values for L2CC
* Updated the MMU table to mark OCM in high address space
* as inner cacheable and reserved space as Invalid
* 3.03a sdm 08/20/11 Changes to support FreeRTOS
* Updated the MMU table to mark upper half of the DDR as
* non-cacheable
* Setup supervisor and abort mode stacks
* Do not initialize/enable L2CC in case of AMP
* Initialize UART1 for 9600bps in case of AMP
* 3.03a sdm 08/27/11 Setup abort and supervisor mode stacks and don't init SMC
* in case of AMP
* 3.03a sdm 09/14/11 Added code for performance monitor and L2CC event
* counters
* 3.03a sdm 11/08/11 Updated microblaze xil_cache.h file to include
* xparameters.h file for CR630532 - Xil_DCacheFlush()/
* Xil_DCacheFlushRange() functions in standalone BSP v3_02a
* for MicroBlaze will invalidate data in the cache instead
* of flushing it for writeback caches
* 3.04a sdm 11/21/11 Updated to initialize stdio device for 115200bps, for PS7
* 3.04a sdm 01/02/12 Updated to clear cp15 regs with unknown reset values
* Remove redundant dsb/dmb instructions in cache maintenance
* APIs
* Remove redundant dsb in mcr instruction
* 3.04a sdm 01/13/12 Updated MMU table to mark DDR memory as Shareable
* 3.05a sdm 02/02/12 Removed some of the defines as they are being generated through
* driver tcl in xparameters.h. Update the gcc/translationtable.s
* for the QSPI complete address range - DT644567
* Removed profile directory for armcc compiler and changed
* profiling setting to false in standalone_v2_1_0.tcl file
* Deleting boot.S file after preprocessing for armcc compiler
* 3.05a asa 03/11/12 Updated the function Xil_EnableMMU in file xil_mmu.c to
* invalidate the caches before enabling back the MMU and
* D cache.
* 3.05a asa 04/15/12 Updated the function Xil_SetTlbAttributes in file
* xil_mmu.c. Now we invalidate UTLB, Branch predictor
* array, flush the D-cache before changing the attributes
* in translation table. The user need not call Xil_DisableMMU
* before calling Xil_SetTlbAttributes.
* 3.06a asa/ 06/17/12 Removed the UART initialization for Zynq. For PEEP, the UART
* sgd initialization is present. Changes for this were done in
* uart.c and xil-crt0.s.
* Made changes in xil_io.c to use volatile pointers.
* Made changes in xil_mmu.c to correct the function
* Xil_SetTlbAttributes.
* Changes are made xil-crt0.s to initialize the static
* C++ constructors.
* Changes are made in boot.s, to fix the TTBR settings,
* correct the L2 Cache Auxiliary register settings, L2 cache
* latency settings.
* 3.07a asa/ 07/16/12 Made changes in cortexa9/xtime_l.c, xtime_l.h, sleep.c
* sgd usleep.c to use global timer intstead of CP15.
* Made changes in cortexa9/gcc/translation_table.s to map
* the peripheral devices as shareable device memory.
* Made changes in cortexa9/gcc/xil-crt0.s to initialize
* the global timer.
* Made changes in cortexa9/armcc/boot.S to initialize
* the global timer.
* Made changes in cortexa9/armcc/translation_table.s to
* map the peripheral devices as shareable device memory.
* Made changes in cortexa9/gcc/boot.S to optimize the
* L2 cache settings. Changes the section properties for
* ".mmu_tbl" and ".boot" sections in cortexa9/gcc/boot.S
* and cortexa9/gcc/translation_table.S.
* Made changes in cortexa9/xil_cache.c to change the
* cache invalidation order.
* 3.07a asa 08/17/12 Made changes across files for Cortexa9 to remove
* compilation/linking issues for C++ compiler.
* Made changes in mb_interface.h to remove compilation/
* linking issues for C++ compiler.
* Added macros for swapb and swaph microblaze instructions
* mb_interface.h
* Remove barrier usage (SYNCHRONIZE_IO) from xil_io.c
* for CortexA9.
* 3.07a asa 08/30/12 Updated for CR 675636 to provide the L2 Base Address
* 3.07a asa 08/31/12 Added xil_printf.h include
* 3.07a sgd 09/18/12 Corrected the L2 cache enable settings
* Corrected L2 cache sequence disable sequence
* 3.07a sgd 10/19/12 SMC NOR and SRAM initialization with compiler option
* 3.09a asa 01/25/13 Updated to push and pop neon registers into stack for
* irq/fiq handling.
* Relocated COUNTS_PER_SECOND from sleep.c to xtime_l.h. This
* fixes the CR #692094.
* 3.09a sgd 02/14/13 Fix for CRs 697094 (SI#687034) and 675552.
* 3.10a srt 04/18/13 Implemented ARM Erratas.
* Cortex A9 Errata - 742230, 743622, 775420, 794073
* L2Cache PL310 Errata - 588369, 727915, 759370
* Please refer to file 'xil_errata.h' for errata
* description.
* 3.10a asa 05/04/13 Added support for L2 cache in MicroBlaze BSP. The older
* cache APIs were corresponding to only Layer 1 cache
* memories. New APIs were now added and the existing cache
* related APIs were changed to provide a uniform interface
* to flush/invalidate/enable/disable the complete cache
* system which includes both L1 and L2 caches. The changes
* for these were done in:
* src/microblaze/xil_cache.c and src/microblaze/xil_cache.h
* files.
* Four new files were added for supporting L2 cache. They are:
* microblaze_flush_cache_ext.S-> Flushes L2 cache
* microblaze_flush_cache_ext_range.S -> Flushes a range of
* memory in L2 cache.
* microblaze_invalidate_cache_ext.S-> Invalidates L2 cache
* microblaze_invalidate_cache_ext_range -> Invalidates a
* range of memory in L2 cache.
* These changes are done to implement PR #697214.
* 3.10a asa 05/13/13 Modified cache disable APIs at src/cortexa9/xil_cache.c to
* fix the CR #706464. L2 cache disabling happens independent
* of L1 data cache disable operation. Changes are done in the
* same file in cache handling APIs to do a L2 cache sync
* (poll reg7_?cache_?sync). This fixes CR #700542.
* 3.10a asa 05/20/13 Added API/Macros for enabling and disabling nested
* interrupts for ARM. These are done to fix the CR#699680.
* 3.10a srt 05/20/13 Made changes in cache maintenance APIs to do a proper cach
* sync operation. This fixes the CR# 716781.
* 3.11a asa 09/07/13 Updated armcc specific BSP files to have proper support
* for armcc toolchain.
* Modified asm_vectors.S (gcc) and asm_vectors.s (armcc) to
* fix issues related to NEON context saving. The assembly
* routines for IRQ and FIQ handling are modified.
* Deprecated the older BSP (3.10a).
* 3.11a asa 09/22/13 Fix for CR#732704. Cache APIs are modified to avoid
* various potential issues. Made changes
没有合适的资源?快使用搜索试试~ 我知道了~
IIC_Register_hdmi_cs_mz7045fa(ZYNQ配置IIC寄存器例程代码)
共1577个文件
txt:143个
h:133个
v:130个
1.该资源内容由用户上传,如若侵权请联系客服进行举报
2.虚拟产品一经售出概不退款(资源遇到问题,请及时私信上传者)
2.虚拟产品一经售出概不退款(资源遇到问题,请及时私信上传者)
版权申诉
5星 · 超过95%的资源 8 下载量 161 浏览量
2022-06-15
11:31:20
上传
评论 5
收藏 45.16MB 7Z 举报
温馨提示
本例程以ZYNQ-7000系列 xc7z045ffg676为例讲解IIC。 使用开发平台:米联客MZ7035FA开发板 使用开发工具:vivado 2017.4 ,SDK。 本例程简介:用ZYNQ的IIC配置ADV7611器件的寄存器配置。IIC用PS侧的资源,走EMIO即可引到PL端外接ADV7611芯片。然后使ZYNQ能接收外部输入的HDMI信号,分辨率为1920*1080*60HZ。 PL侧功能:接收HDMI的信号,并解析分辨率参数;此外并将输入的HDMI再输出作为回环验证。 PS侧功能:IIC配置,GPIO输出作为配置完成提示done信号。 备注:ADV7611是一个单输入HDMI接收器件,内置HDMI兼容型接收器,支持HDMI 1.4a规定的所有强制性3D电视格式,和最高UXGA 60 Hz、 8位的分辨率。
资源推荐
资源详情
资源评论
收起资源包目录
IIC_Register_hdmi_cs_mz7045fa(ZYNQ配置IIC寄存器例程代码) (1577个子文件)
0048ea6aa6eb001c101ecded4ed7eb97 3KB
005299c8b2eb001c101ecded4ed7eb97 6KB
0064ad92a9eb001c101ecded4ed7eb97 3KB
0067a24ea5eb001c101ecded4ed7eb97 7KB
0071a0df8eeb001c101ecded4ed7eb97 0B
007382b8a9eb001c101ecded4ed7eb97 3KB
00789477a6eb001c101ecded4ed7eb97 415B
007bb7a8a9eb001c101ecded4ed7eb97 3KB
103077b9a5eb001c101ecded4ed7eb97 2KB
1046fe8ea6eb001c101ecded4ed7eb97 3KB
10eb701fb3eb001c101ecded4ed7eb97 3KB
202c21d38feb001c101ecded4ed7eb97 163B
20582476a4eb001c101ecded4ed7eb97 7KB
20896a27a4eb001c101ecded4ed7eb97 327B
20932cbba3eb001c101ecded4ed7eb97 7KB
20a381af81eb001c101ecded4ed7eb97 2KB
20af0a8a80eb001c101ecded4ed7eb97 916B
20b85f45f9ea001c107ce9e4633fda5c 2KB
20bfbbf080eb001c101ecded4ed7eb97 1KB
20e39c8fbeeb001c101ecded4ed7eb97 7KB
3010dcd2b8eb001c101ecded4ed7eb97 7KB
301d1e5cb8eb001c101ecded4ed7eb97 7KB
3021413aa9eb001c101ecded4ed7eb97 658B
304dd9ca81eb001c101ecded4ed7eb97 2KB
3059a3b3a9eb001c101ecded4ed7eb97 3KB
30a7f9eda7eb001c101ecded4ed7eb97 3KB
4000a72780eb001c101ecded4ed7eb97 529B
400125f8b7eb001c101ecded4ed7eb97 367B
4032726c7feb001c101ecded4ed7eb97 985B
403a2c17c2eb001c101ecded4ed7eb97 401B
4083d98ba2eb001c101ecded4ed7eb97 7KB
40a51c48a9eb001c101ecded4ed7eb97 668B
40b5baf0a2eb001c101ecded4ed7eb97 7KB
40d1b6ba7feb001c101ecded4ed7eb97 181B
40f6f9d2a9eb001c101ecded4ed7eb97 3KB
5000bf85ffea001c107ce9e4633fda5c 0B
500a7dd87feb001c101ecded4ed7eb97 323B
501d9b68a5eb001c101ecded4ed7eb97 17KB
504aa604a9eb001c101ecded4ed7eb97 705B
5098530aa3eb001c101ecded4ed7eb97 7KB
50abf9b4b2eb001c101ecded4ed7eb97 6KB
50aea0cba1eb001c101ecded4ed7eb97 6KB
50aee3fea8eb001c101ecded4ed7eb97 663B
50c30bad90eb001c101ecded4ed7eb97 153B
50ce2254ffea001c107ce9e4633fda5c 0B
50e8a431f9ea001c107ce9e4633fda5c 2KB
50ec7c6fa2eb001c101ecded4ed7eb97 6KB
602d2d9dbeeb001c101ecded4ed7eb97 7KB
603d60cefaea001c107ce9e4633fda5c 4KB
60625f6a80eb001c101ecded4ed7eb97 3KB
606af5db8eeb001c101ecded4ed7eb97 0B
607ac598a6eb001c101ecded4ed7eb97 3KB
608690d3a8eb001c101ecded4ed7eb97 408B
7028925591eb001c101ecded4ed7eb97 255B
70539c35b8eb001c101ecded4ed7eb97 7KB
70549587a3eb001c101ecded4ed7eb97 7KB
706035c6a9eb001c101ecded4ed7eb97 3KB
707b3385faea001c107ce9e4633fda5c 3KB
7089067aa6eb001c101ecded4ed7eb97 3KB
708e935291eb001c101ecded4ed7eb97 231B
70904889a8eb001c101ecded4ed7eb97 163B
70a21c3fb2eb001c101ecded4ed7eb97 3KB
70baef84a4eb001c101ecded4ed7eb97 7KB
70c75cf38eeb001c101ecded4ed7eb97 136B
8030d726a9eb001c101ecded4ed7eb97 193B
803b19b7a8eb001c101ecded4ed7eb97 24B
8078ee3ba8eb001c101ecded4ed7eb97 0B
8095ad1791eb001c101ecded4ed7eb97 6KB
80a1227f80eb001c101ecded4ed7eb97 898B
80d8a147c0eb001c101ecded4ed7eb97 2KB
80e8653ea5eb001c101ecded4ed7eb97 1KB
903b09d080eb001c101ecded4ed7eb97 915B
903e4a8b81eb001c101ecded4ed7eb97 4KB
9059b163ffea001c107ce9e4633fda5c 76B
90a4aa1081eb001c101ecded4ed7eb97 1KB
90af255cbeeb001c101ecded4ed7eb97 7KB
90b658e9a1eb001c101ecded4ed7eb97 6KB
90c49e1f81eb001c101ecded4ed7eb97 1KB
90feafe6beeb001c101ecded4ed7eb97 7KB
libxil.a 218KB
a007d78ea9eb001c101ecded4ed7eb97 3KB
a01bc5be81eb001c101ecded4ed7eb97 2KB
a031d2fa90eb001c101ecded4ed7eb97 7KB
a08caf4b80eb001c101ecded4ed7eb97 626B
a08cd87c8feb001c101ecded4ed7eb97 27B
a0a8174ea4eb001c101ecded4ed7eb97 362B
a0cf0f8dbeeb001c101ecded4ed7eb97 7KB
a0d446c7a2eb001c101ecded4ed7eb97 269B
a0e09b68a5eb001c101ecded4ed7eb97 1KB
b0012602a1eb001c101ecded4ed7eb97 6KB
b042fb5aa5eb001c101ecded4ed7eb97 2KB
b05bf0a7ffea001c107ce9e4633fda5c 41B
b067fce4a9eb001c101ecded4ed7eb97 3KB
b0a3a14ea5eb001c101ecded4ed7eb97 2KB
b0aa274da1eb001c101ecded4ed7eb97 6KB
b0aa75bda1eb001c101ecded4ed7eb97 6KB
b0c0af5681eb001c101ecded4ed7eb97 3KB
b0f9343d91eb001c101ecded4ed7eb97 6KB
runme.bat 229B
runme.bat 229B
共 1577 条
- 1
- 2
- 3
- 4
- 5
- 6
- 16
风中月隐
- 粉丝: 2w+
- 资源: 31
下载权益
C知道特权
VIP文章
课程特权
开通VIP
上传资源 快速赚钱
- 我的内容管理 展开
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功
- 1
- 2
- 3
- 4
前往页