没有合适的资源?快使用搜索试试~ 我知道了~
LPC2101_02_03 用户手册(英)
需积分: 0 0 下载量 87 浏览量
2013-03-27
23:11:06
上传
评论
收藏 1.81MB PDF 举报
温馨提示
试读
279页
LPC2101_02_03 用户手册(英).pd
资源推荐
资源详情
资源评论
UM10161
Volume 1: LPC2101/02/03 User Manual
Rev. 01 — 12 January 2006 User manual
Document information
Info Content
Keywords LPC2101, LPC2102, LPC2103, ARM, ARM7, embedded, 32-bit,
microcontroller
Abstract An initial LPC2101/02/03 user manual revision
© Koninklijke Philips Electronics N.V. 2006. All rights reserved.
User manual Rev. 01 — 12 January 2006 2
Philips Semiconductors
Preliminary UM
Volume 1 Preliminary UM
Contact information
For additional information, please visit: http://www.semiconductors.philips.com
For sales office addresses, please send an email to: sales.addresses@www.semiconductors.philips.com
Revision history
Rev Date Description
01 20060112 Initial version
© Koninklijke Philips Electronics N.V. 2006. All rights reserved.
User manual Rev. 01 — 12 January 2006 3
1.1 Introduction
The LPC2101/02/03 microcontrollers are based on a 16-bit/32-bit ARM7TDMI-S CPU with
real-time emulation that combines the microcontroller with 8 kB, 16 kB, or 32 kB of
embedded high speed flash memory. A 128-bit wide memory interface and a unique
accelerator architecture enable 32-bit code execution at the maximum clock rate. For
critical performance in interrupt service routines and DSP algorithms, this increases
performance up to 30 % over the Thumb mode. For critical code size applications, the
alternative 16-bit Thumb mode reduces code by more than 30 % with minimal
performance penalty.
Due to their tiny size and low power consumption, LPC2101/02/03 are ideal for
applications where miniaturization is a key requirement, such as access control and
point-of-sale. A blend of serial communications interfaces, ranging from multiple UARTS,
SPI, and SSP to two I
2
Cs, and on-chip SRAM of 2 kB/4 kB/8 kB make these devices very
well suited for communication gateways and protocol converters. The superior
performance also makes these devices suitable as math coprocessors. Various 32-bit and
16-bit timers, an improved 10-bit ADC, PWM features through output match on all timers,
and 32 fast GPIO lines with up to 13 edge or level sensitive external interrupt pins make
these microcontrollers particularly suitable for industrial control and medical systems.
1.2 Features
• 16-bit/32-bit ARM7TDMI-S microcontroller in a tiny LQFP48 package.
• 2 kB/4 kB/8 kB of on-chip static RAM and 8 kB/16 kB/32 kB of on-chip flash program
memory. 128-bit wide interface/accelerator enables high-speed 70 MHz operation.
• In-System/In-Application Programming (ISP/IAP) via on-chip boot loader software.
Single flash sector or full chip erase in 100 ms and programming of 256 bytes in 1 ms.
• EmbeddedICE RT offers real-time debugging with the on-chip RealMonitor software.
• The 10-bit A/D converter provides eight analog inputs, with conversion times as low
as 2.44 µs per channel, and dedicated result registers to minimize interrupt overhead.
• Two 32-bit timers/external event counters with combined seven capture and seven
compare channels.
• Two 16-bit timers/external event counters with combined three capture and seven
compare channels.
• Low power Real-Time Clock (RTC) with independent power and dedicated 32 kHz
clock input.
• Multiple serial interfaces including two UARTs (16C550), two Fast I
2
C-buses
(400 kbit/s), SPI and SSP with buffering and variable data length capabilities.
• Vectored interrupt controller with configurable priorities and vector addresses.
• Up to thirty-two 5 V tolerant fast general purpose I/O pins.
• Up to 13 edge or level sensitive external interrupt pins available.
UM10161
Chapter 1: General information
Rev. 01 — 12 January 2006 User manual
© Koninklijke Philips Electronics N.V. 2006. All rights reserved.
User manual Rev. 01 — 12 January 2006 4
Philips Semiconductors
UM10161
Volume 1 Chapter 1: Introductory information
• 70 MHz maximum CPU clock available from programmable on-chip PLL with a
possible input frequency of 10 MHz to 25 MHz and a settling time of 100 µs.
• On-chip integrated oscillator operates with an external crystal in the range from
1 MHz to 25 MHz.
• Power saving modes include Idle mode, Power-down mode, and Power-down mode
with RTC active.
• Individual enable/disable of peripheral functions as well as peripheral clock scaling for
additional power optimization.
• Processor wake-up from Power-down mode via external interrupt or RTC.
1.3 Applications
• Industrial control
• Medical systems
• Access control
• Point-of-sale
• Communication gateway
• Embedded soft modem
• General purpose applications
1.4 Device information
1.5 Architectural overview
The LPC2101/02/03 consist of an ARM7TDMI-S CPU with emulation support, the ARM7
Local Bus for interface to on-chip memory controllers, the AMBA Advanced
High-performance Bus (AHB) for interface to the interrupt controller, and the ARM
Peripheral Bus (APB, a compatible superset of ARM’s AMBA Advanced Peripheral Bus)
for connection to on-chip peripheral functions. The LPC2101/02/03 configures the
ARM7TDMI-S processor in little-endian byte order.
AHB peripherals are allocated a 2 megabyte range of addresses at the very top of the
4 gigabyte ARM memory space. Each AHB peripheral is allocated a 16 kB address space
within the AHB address space. LPC2101/02/03 peripheral functions (other than the
interrupt controller) are connected to the APB bus. The AHB to APB bridge interfaces the
APB bus to the AHB bus. APB peripherals are also allocated a 2 megabyte range of
addresses, beginning at the 3.5 gigabyte address point. Each APB peripheral is allocated
a 16 kB address space within the APB address space.
Table 1: LPC2101/02/03 device information
Device Number
of pins
On-chip
SRAM
On-chip
FLASH
ADC
channels
Note
LPC2101 48 2 kB 8 kB 8 inputs -
LPC2102 48 4 kB 16 kB 8 inputs -
LPC2103 48 8 kB 32 kB 8 inputs UART1 with full modem
interface
© Koninklijke Philips Electronics N.V. 2006. All rights reserved.
User manual Rev. 01 — 12 January 2006 5
Philips Semiconductors
UM10161
Volume 1 Chapter 1: Introductory information
The connection of on-chip peripherals to device pins is controlled by a Pin Connect Block
(see Section 7.4 on page 66
). This must be configured by software to fit specific
application requirements for the use of peripheral functions and pins.
1.6 ARM7TDMI-S processor
The ARM7TDMI-S is a general purpose 32-bit microprocessor, which offers high
performance and very low power consumption. The ARM architecture is based on
Reduced Instruction Set Computer (RISC) principles, and the instruction set and related
decode mechanism are much simpler than those of microprogrammed Complex
Instruction Set Computers. This simplicity results in a high instruction throughput and
impressive real-time interrupt response from a small and cost-effective processor core.
Pipeline techniques are employed so that all parts of the processing and memory systems
can operate continuously. Typically, while one instruction is being executed, its successor
is being decoded, and a third instruction is being fetched from memory.
The ARM7TDMI-S processor also employs a unique architectural strategy known as
THUMB, which makes it ideally suited to high-volume applications with memory
restrictions, or applications where code density is an issue.
The key idea behind THUMB is that of a super-reduced instruction set. Essentially, the
ARM7TDMI-S processor has two instruction sets:
• The standard 32-bit ARM instruction set.
• A 16-bit THUMB instruction set.
The THUMB set’s 16-bit instruction length allows it to approach twice the density of
standard ARM code while retaining most of the ARM’s performance advantage over a
traditional 16-bit processor using 16-bit registers. This is possible because THUMB code
operates on the same 32-bit register set as ARM code.
THUMB code is able to provide up to 65% of the code size of ARM, and 160% of the
performance of an equivalent ARM processor connected to a 16-bit memory system.
The ARM7TDMI-S processor is described in detail in the ARM7TDMI-S data sheet that
can be found on official ARM website.
1.7 On-chip flash memory system
The LPC2101/02/03 incorporate a 8 kB, 16 kB, and 32 kB flash memory system
respectively. This memory may be used for both code and data storage. Programming of
the flash memory may be accomplished in several ways:
• using the serial built-in JTAG interface
• using In System Programming (ISP) and UART
• using In Application Programming (IAP) capabilities
The application program, using the IAP functions, may also erase and/or program the
flash while the application is running, allowing a great degree of flexibility for data storage
field firmware upgrades, etc. The entire flash memory is available for user code because
the boot loader resides in a separate memory location.
剩余278页未读,继续阅读
资源评论
SYM0574
- 粉丝: 0
- 资源: 4
上传资源 快速赚钱
- 我的内容管理 展开
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功