声卡datasheet_声卡的参数资源-CSDN文库

需积分: 9 189 浏览量 2014-12-25 13:33:10 上传评论收藏 1.54MB PDF 举报

### 声卡数据手册：TLV320AIC32 低功耗立体声音频编解码器 #### 一、概述本数据手册介绍的是TI（德州仪器）公司的TLV320AIC32低功耗立体声音频编解码器(CODEC)，适用于便携式音频/电话设备。此器件集成了多种音频处理功能，包括数字模拟转换器(DAC)、自动增益控制(AGC)以及可编程输入输出模拟增益等功能。 #### 二、主要特点 - **低功耗**: 在3.3V模拟供电条件下，支持14mW的立体声播放。 - **立体声音频DAC**: 支持高质量的音频回放。 - **可编程模拟增益**: 可调整输入输出信号的电平，提高系统的灵活性。 - **高信噪比**: 高达100dB的信噪比，确保了出色的音频质量。 - **自动增益控制(AGC)**: 用于录音路径，实现对输入信号的自动调节，以适应不同的环境噪声水平。 - **支持多种位宽数据**: 包括16/20/24/32位的数据宽度。 - **灵活的时钟生成**: 内置可编程锁相环(PLL)，能够生成不同频率的时钟信号。 - **音频效果**: 支持3D、低音、高音、均衡器和去加重等效果。 - **广泛的电源控制**: 提供细致的电源管理选项，有助于进一步降低功耗。 - **多种音频接口支持**: 包括I2S、左对齐、右对齐、DSP和TDM模式。 #### 三、架构与功能 **录音路径**: - **集成的麦克风偏置**: 提供稳定的麦克风偏置电压。 - **数字控制的立体声麦克风前置放大器**: 可通过软件控制的前置放大器，便于调整麦克风输入的增益。 - **自动增益控制(AGC)**: 能够根据输入信号的大小自动调整增益，确保录音质量不受输入信号幅度的影响。 **播放路径**: - **混合/多路复用能力**: 可以从立体声DAC和其他选定输入中选择并混合信号，然后通过可编程音量控制发送到不同的输出端。 - **立体声耳机放大器**: 支持多种负载配置，包括单端或差分立体声耳机驱动。 #### 四、技术规格 - **音频DAC**: 支持8kHz至96kHz采样率，92dB信噪比。 - **音频ADC**: 同样支持8kHz至96kHz采样率，具有高信噪比。 - **六路音频输入**: 包括六路单端立体声输入。 - **六路音频输出**: 包括四路高功率输出驱动器和两路全差分输出驱动器。 - **电源范围**: 模拟电源为2.7V至3.6V；数字核心电源为1.65V至1.95V；数字I/O电源为1.1V至3.6V。 #### 五、接口与控制 - **I2C控制总线**: 用于配置内部寄存器和控制各项功能。 - **音频串行数据总线**: 支持I2S、左对齐、右对齐、DSP和TDM等多种数据传输模式。 #### 六、封装与尺寸 - **封装类型**: 5x5mm, 32引脚四方扁平无引脚(QFN)封装。 #### 七、应用领域 - **便携式音频设备**: 如智能手机、便携式音乐播放器等。 - **电信设备**: 如手机、无线通信终端等。 - **多媒体设备**: 如平板电脑、笔记本电脑等。 #### 八、总结 TLV320AIC32是一款功能强大且功耗极低的立体声音频编解码器，其丰富的特性使其成为便携式音频/电话设备的理想选择。通过集成的麦克风偏置、自动增益控制和灵活的电源管理等功能，能够满足各种复杂的应用需求，同时保持较低的功耗，非常适合电池供电的移动设备。

资源推荐

资源详情

资源评论

FEATURES

DESCRIPTION

TLV320AIC32

www.ti.com

............................................................................................................................................. SLAS479C – AUGUST 2005 – REVISED DECEMBER 2008

Low-Power Stereo Audio CODEC for Portable Audio/Telephony

• Low Power: 14-mW Stereo, 48-kHz Playback

With 3.3-V Analog Supply

• Stereo Audio DAC

• Programmable Input/Output Analog Gains

– 100 dB A Signal-to-Noise Ratio

• Automatic Gain Control (AGC) for Record

– 16/20/24/32-Bit Data

• Programmable Microphone Bias Level

– Supports Rates From 8 kHz to 96 kHz

• Programmable PLL for Flexible Clock

– 3D/Bass/Treble/EQ/De-Emphasis Effects

Generation

• Stereo Audio ADC

• I

C Control Bus

– 92 dB A Signal-to-Noise Ratio

• Audio Serial Data Bus Supports I

– Supports Rates From 8 kHz to 96 kHz

Left/Right-Justified, DSP, and TDM Modes

• Six Audio Input Pins

• Extensive Modular Power Control

– Six Stereo Single-Ended Inputs

• Power Supplies:

• Six Audio Output Drivers

– Analog: 2.7 V – 3.6 V

– Stereo 8- Ω , 500 mw/Channel Speaker Drive

– Digital Core: 1.65 V – 1.95 V

Capability

– Digital I/O: 1.1 V – 3.6 V

– Stereo Fully-Differential or Single-Ended

• Available Packages: 5 × 5 mm, 32-Pin QFN

Headphone Drivers

– Fully Differential Stereo Line Outputs

The TLV320AIC32 is a low-power stereo-audio codec with a stereo headphone amplifier, as well as multiple

inputs and outputs, programmable in single-ended or fully-differential configurations. Extensive register- based

power control is included, enabling stereo 48-kHz DAC playback as low as 14 mW from a 3.3-V analog supply,

making it ideal for portable, battery-powered audio and telephony applications.

The record path of the TLV320AIC32 contains integrated microphone bias, digitally-controlled stereo-microphone

pre-amp, and automatic gain control (AGC), with mix/mux capability among the multiple analog inputs. The

playback path includes mix/mux capability from the stereo DAC and selected inputs, through programmable

volume controls, to the various outputs.

The TLV320AIC32 contains four high-power output drivers as well as two fully differential output drivers. The

high-power output drivers are capable of driving a variety of load configurations, including up to four channels of

single-ended 16- Ω headphones using ac-coupling capacitors, or stereo 16- Ω headphones in a cap-less output

configuration. In addition, pairs of drivers can be used to drive 8- Ω speakers in a BTL configuration at 500 mW

per channel.

The stereo audio DAC supports sampling rates from 8 kHz to 96 kHz and includes programmable digital filtering

in the DAC path for 3D, bass, treble, midrange effects, speaker equalization, and de-emphasis for 32 kHz, 44.1

kHz, and 48 kHz rates. The stereo-audio ADC supports sampling rates from 8 kHz to 96 kHz and is preceded by

programmable gain amplifiers providing up to +59.5 dB analog gain for low-level microphone inputs.

The serial control bus supports the I

C protocol, while the serial-audio data bus is programmable for I

S, left/right

justified, DSP, or TDM modes. A highly programmable PLL is included for flexible clock generation and support

for all standard audio rates from a wide range of available MCLKs, varying from 512 kHz to 50 MHz, with special

attention paid to the most popular cases of 12 MHz, 13 MHz, 16 MHz, 19.2 MHz, and 19.68 MHz system clocks.

The TLV320AIC32 operates from an analog supply of 2.7 V – 3.6 V, a digital core supply of 1.65 V – 1.95 V, and

a digital I/O supply of 1.1 V – 3.6 V. The device is available in a 5 × 5 mm, 32-lead QFN package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas

Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

ABSOLUTE MAXIMUM RATINGS

DISSIPATION RATINGS

(1)

RECOMMENDED OPERATING CONDITIONS

TLV320AIC32

SLAS479C – AUGUST 2005 – REVISED DECEMBER 2008 .............................................................................................................................................

www.ti.com

Table 1. TERMINAL FUNCTIONS (continued)

TERMINAL

DESCRIPTION

NAME QFN NO. I/O

AVSS2 26 I Analog DAC ground supply, 0 V

LEFT_LOP 27 O Left line output (+)

LEFT_LOM 28 O Left line output (-)

RIGHT_LOP 29 O Right lineo output (+)

RIGHT_LOM 30 O Right line output (-)

RESET 31 Reset

DVDD 32 I Digital core voltage supply, 1.65 V – 1.95 V

over operating free-air temperature range (unless otherwise noted)

(1)

VALUE UNIT

AVDD to AVSS1/2, DRVDD to DRVSS – 0.3 to 3.9 V

AVDD to DRVSS – 0.3 to 3.9 V

IOVDD to DVSS – 0.3 to 3.9 V

DVDD to DVSS – 0.3 to 2.5 V

AVDD to DRVDD – 0.1 to 0.1 V

Digital input voltage to DVSS – 0.3 V to IOVDD+0.3 V

Analog input voltage to AVSS1/2 – 0.3 V to AVDD+0.3 V

Operating temperature range -40 to +85 ° C

Storage temperature range -65 to +105 ° C

Max Junction temperature 105 ° C

Power dissipation (T

Max – T

) / θ

Thermal impedance 44 ° C/W

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings

only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating

conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

= 25 ° C T

= 75 ° C T

= 85 ° C

DERATING FACTOR

POWER RATING POWER RATING POWER RATING

1.82 W 22.7 mW/ ° C 681 mW 454 mW

(1) This data was taken using 2 oz. trace and copper pad that is soldered directly to a JEDEC standard 4-layer 3 in × 3 in PCB.

over operating free-air temperature range (unless otherwise noted)

MIN NOM MAX UNIT

AVDD, Analog supply voltage 2.7 3.3 3.6 V

DRVDD1/2

(1)

DVDD

(1)

Digital core supply voltage 1.65 1.8 1.95 V

IOVDD

(1)

Digital I/O supply voltage 1.1 1.8 3.6 V

Analog full-scale 0dB input voltage (DRVDD1 = 3.3 V) 0.707 V

RMS

Stereo line-output load resistance 10 k Ω

Stereo headphone-output load resistance 16 Ω

Digital output load capacitance 10 pF

Operating free-air temperature – 40 85 ° C

(1) Analog voltage values are with respect to AVSS1, AVSS2, DRVSS; digital voltage values are with respect to DVSS.

Product Folder Link(s): TLV320AIC32

ELECTRICAL CHARACTERISTICS

TLV320AIC32

www.ti.com

............................................................................................................................................. SLAS479C – AUGUST 2005 – REVISED DECEMBER 2008

At 25 ° C, AVDD, DRVDD, IOVDD = 3.3 V, DVDD = 1.8 V, Fs = 48-kHz, 16-bit audio data (unless otherwise noted)

PARAMETER TEST CONDITIONS MIN TYP MAX UNIT

AUDIO ADC

Input signal level (0-dB) Single-ended input 0.707 V

RMS

Signal-to-noise ratio, Fs = 48 kHz, 0 dB PGA gain, MIC1/LINE1 inputs

80 92 dB

A-weighted

(1) (2)

selected and AC-shorted to ground

Dynamic range, Fs = 48 kHz, 1-kHz – 60 dB full-scale input applied at

92 dB

A-weighted

(1) (2)

MIC1/LINE1 inputs, 0-dB PGA gain

– 90 – 75 dB

Fs = 48 kHz, 1-kHz – 2dB full-scale input applied at

THD Total harmonic distortion

MIC1/LINE1 inputs, 0-dB PGA gain

0.003% 0.017%

Power supply rejection ratio 234 Hz, 100 mVpp on AVDD, DRVDD 46 dB

1 kHz, – 2 dB MIC3L to MIC3R – 80

ADC channel separation 1 kHz, – 2 dB MIC2L to MIC2R – 99 dB

1 kHz, – 2 dB MIC1L to MIC1R – -73

ADC gain error 1 kHz input, 0 dB PGA gain 0.7 dB

ADC programmable gain amplifier

1-kHz input tone, R

SOURCE

< 50 Ω 59.5 dB

maximum gain

ADC programmable gain amplifier

0.5 dB

step size

MIC1/LINE1 inputs, routed to single ADC

Input mix attenuation = 0 dB

MIC2/LINE2 inputs, input mix attenuation = 0 dB 20

MIC3/LINE3 inputs, input mix attenuation = 0 dB 20

MIC1/LINE1 inputs,

Input resistance k Ω

input mix attenuation = – 12 dB

MIC2/LINE2 inputs,

input mix attenuation = – 12 dB

MIC3/LINE3 inputs,

input mix attenuation = – 12 dB

Input capacitance MIC1/LINE1 inputs 10 pF

Input level control minimum

0 dB

attenuation setting

Input level control maximum

12 dB

attenuation setting

Input level control attenuation step

1.5 dB

size

ADC DIGITAL DECIMATION FILTER, Fs = 48 kHz

Filter gain from 0 to 0.39 Fs ± 0.1 dB

Filter gain at 0.4125 Fs – 0.25 dB

Filter gain at 0.45 Fs – 3 dB

Filter gain at 0.5 Fs – 17.5 dB

Filter gain from 0.55 Fs to 64 Fs – 75 dB

Filter group delay 17/Fs Sec

MICROPHONE BIAS

2.0

Bias voltage Programmable settings, load = 750 Ω 2.25 2.5 2.75 V

AVDD-0.2

Current sourcing 2.5 V setting 4 mA

(1) Ratio of output level with 1-kHz full-scale sine wave input, to the output level with the inputs short circuited, measured A-weighted over a

20-Hz to 20-kHz bandwidth using an audio analyzer.

(2) All performance measurements done with 20-kHz low-pass filter and, where noted, A-weighted filter. Failure to use such a filter may

result in higher THD+N and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass filter

removes out-of-band noise, which, although not audible, may affect dynamic specification values.

Product Folder Link(s): TLV320AIC32

剩余80页未读，继续阅读

评论收藏

内容反馈

白袍

粉丝: 0
资源: 3

声卡datasheet

网卡datasheet

8声道USB声卡CM6206 Datasheet 数据手册

CJC8988_Datasheet_V3.0.pdf声卡驱动手册

全志A10 datasheet

WM8960_datasheet

全智MID A10 datasheet

CX20773 CX20774 Data Sheet Preliminary 声卡 数据手册 应用

A10_Datasheet

78L05 datasheet 中文手册 pdf

VT8606 Datasheet.pdf

ALC5626 datasheet

Datasheet_ETX-DC.pdf

SSS1623 datasheet

datasheet

cx21986规格书_Datasheet.pdf

PCI2050Datasheet

bluetooth datasheet

SSS1629 datasheet

amd sb600 datasheet

CM6533_Series-Datasheet_v1.6.pdf

CH7033B Full Datasheet Rev1.32.pdf.7z

C-Media CM108B Datasheet

SAA713X datasheet

SSS1700B1_USB Headset Line-in Controller Datasheet_v01_20210126(1).pdf

A10 DataSheet

ES8388/8323 datasheet 及 驱动文件（Linux4.4中调试完成正常使用）

DataSheet

奇普嘉CC301SDK6.3.zip

data sheet

最新资源

CX20773 CX20774 Data Sheet Preliminary 声卡数据手册应用

ES8388/8323 datasheet 及驱动文件（Linux4.4中调试完成正常使用）