###############################################################################
## (c) Copyright 2009 - 2012 Xilinx, Inc. All rights reserved.
##
## This file contains confidential and proprietary information
## of Xilinx, Inc. and is protected under U.S. and
## international copyright and other intellectual property
## laws.
##
## DISCLAIMER
## This disclaimer is not a license and does not grant any
## rights to the materials distributed herewith. Except as
## otherwise provided in a valid license issued to you by
## Xilinx, and to the maximum extent permitted by applicable
## law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
## WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
## AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
## BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
## INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
## (2) Xilinx shall not be liable (whether in contract or tort,
## including negligence, or under any other theory of
## liability) for any loss or damage of any kind or nature
## related to, arising under or in connection with these
## materials, including for any direct, or any indirect,
## special, incidental, or consequential loss or damage
## (including loss of data, profits, goodwill, or any type of
## loss or damage suffered as a result of any action brought
## by a third party) even if such damage or loss was
## reasonably foreseeable or Xilinx had been advised of the
## possibility of the same.
##
## CRITICAL APPLICATIONS
## Xilinx products are not designed or intended to be fail-
## safe, or for use in any application requiring fail-safe
## performance, such as life-support or safety devices or
## systems, Class III medical devices, nuclear facilities,
## applications related to the deployment of airbags, or any
## other applications that could lead to death, personal
## injury, or severe property or environmental damage
## (individually and collectively, "Critical
## Applications"). Customer assumes the sole risk and
## liability of any use of Xilinx products in Critical
## Applications, subject only to applicable laws and
## regulations governing limitations on product liability.
##
## THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
## PART OF THIS FILE AT ALL TIMES.
##
###############################################################################
## ____ ____
## / /\/ /
## /___/ \ / Vendor : Xilinx
## \ \ \/ Version : 4.2
## \ \ Application : MIG
## / / Filename : readme.txt
## /___/ /\ Date Last Modified : $Date: 2011/06/02 08:31:16 $
## \ \ / \ Date Created : Tue Sept 21 2010
## \___\/\___\
##
## Device : 7 Series
## Design Name : DDR3 SDRAM
## Purpose : Steps to run simulations using Modelsim/QuestaSim,
## Cadence IES, and Synopsys VCS
## Assumptions : Simulations are run in \sim folder of MIG output "Open IP
## Example Design" directory
## Reference :
## Revision History:
###############################################################################
MIG outputs script files required to run the simulations for Modelsim/QuestaSim,
Vivado Simulator, IES and VCS. These scripts are valid only for running
simulations for "Open IP Example Design"
1. How to run simulations in Modelsim/QuestaSim simulator
A) sim.do File :
a) The 'sim.do' file has commands to compile and simulate memory
interface design and run the simulation for specified period of time.
b) It has the syntax to Map the required libraries (unisims_ver,
unisim and secureip). The libraries should be mapped using
the following command
vmap unisims_ver <unisims_ver lib path>
vmap unisim <unisim lib path>
vmap secureip <secureip lib path>
Also, $XILINX_VIVADO environment variable must be set in order to compile glbl.v file
c) Displays the waveforms that are listed with "add wave" command.
B) Steps to run the Modelsim/QuestaSim simulation:
a) The user should invoke the Modelsim/QuestaSim simulator GUI.
b) Change the present working directory path to the sim folder.
In Transcript window, at Modelsim/QuestaSim prompt, type the following
command to change directory path.
cd <sim directory path>
c) Run the simulation using sim.do file.
At Modelsim/QuestaSim prompt, type the following command:
do sim.do
d) To exit simulation, type the following command at Modelsim/QuestaSim
prompt:
quit -f
e) Verify the transcript file for the memory transactions.
2. How to run simulations in Vivado simulator
A) Following files are provided :
a) The 'xsim_run.bat' is the executable file for Vivado simulator under
MicroSoft Windows environment.
b) The 'xsim_run.sh' is the executable file for Vivado simulator under
Linux environment.
c) The 'xsim_run.bat'/'xsim_run.sh' file has commands to compile and
simulate memory interface design and run the simulation for specified
period of time.
d) xsim_options.tcl file has commands to add waveforms and simulation
period.
e) xsim_files.prj file has list of rtl files for simulating the design.
f) $XILINX_VIVADO environment variable must be set in order to compile
glbl.v file
B) Steps to run the Vivado Simulator simulation:
a) Change the present working directory path to the sim folder of "Open
IP Example Design" path in the OS terminal.
b) Run the simulation using xsim_run.sh file under Linux environment and
xsim_run.bat under MicroSoft Windows environment.
c) Verify the transcript file for the memory transactions.
3. How to run Cadence IES Simulations
A) ies_run.sh File :
a) The "ies_run.sh" file contains the commands for simulation of the
hdl files.
b) Libraries must be mapped before running simulations. Following
procedure must be followed to before running simulations
1. Create two files named cds.lib and hdl.var in this directory
2. Create a directory 'worklib' in same directory.
mkdir worklib
3. Add following lines in the cds.lib file to map Xilinx libraries
DEFINE unisim /proj/xbuilds/2014.4_daily_latest/clibs/ius/13.20.005/lin64/lib/./unisim
DEFINE unisims_ver /proj/xbuilds/2014.4_daily_latest/clibs/ius/13.20.005/lin64/lib/./unisims_ver
DEFINE secureip /proj/xbuilds/2014.4_daily_latest/clibs/ius/13.20.005/lin64/lib/./secureip
DEFINE worklib ./worklib
4. ATTENTION: In above lines replace the path for libraries as per your
compiled Xilinx libraries directory
5. ATTENTION: Add the lines in the same order given above
6. Please make sure you need to map all Xilinx libraries mentioned above
7. Save and close the cds.lib file
Also, $XILINX_VIVADO environment variable must be set in order to
compile glbl.v file and the above mentioned library files
B) Steps to run the IES simulation:
a) Change the present working directory path to the sim folder of "Open
IP Example Design" path in the OS terminal.
b) Run the simulation using ies_run.sh file. Type the following command:
./ies_run.sh
c) Verify the ies_sim.log file for the memory transactions.
4. How to run Synopsys VCS Simulations
A) vcs_run.sh Fi
没有合适的资源?快使用搜索试试~ 我知道了~
Microblaze_ddr3.rar
共1771个文件
v:314个
sv:146个
h:124个
需积分: 17 9 下载量 116 浏览量
2021-03-31
16:20:43
上传
评论 1
收藏 112.48MB RAR 举报
温馨提示
Microblaze_ddr3工程
资源推荐
资源详情
资源评论
收起资源包目录
Microblaze_ddr3.rar (1771个子文件)
0026fe25f591001b1c74a8ee943246bf 3KB
1067d4bff791001b1c74a8ee943246bf 3KB
1079ad48f791001b1c74a8ee943246bf 3KB
10a93fe2f591001b1c74a8ee943246bf 3KB
202004c4cd91001b1c74a8ee943246bf 3KB
204a0605f791001b1c74a8ee943246bf 3KB
206103c7f391001b1c74a8ee943246bf 3KB
20862ba7f391001b1c74a8ee943246bf 3KB
20d43f63f391001b1c74a8ee943246bf 3KB
4006562fbf91001b1a52cf7451650ced 2KB
401ca89ece91001b1c74a8ee943246bf 3KB
40223534ce91001b1c74a8ee943246bf 3KB
403cd650ce91001b1c74a8ee943246bf 3KB
404d34e5cf91001b1c74a8ee943246bf 5KB
40755cdcbf91001b1a52cf7451650ced 2KB
408aef24f791001b1c74a8ee943246bf 3KB
40993227f391001b1c74a8ee943246bf 3KB
50c80b8ebf91001b1a52cf7451650ced 2KB
7012d04bce91001b1c74a8ee943246bf 3KB
80c00393ef91001b1c74a8ee943246bf 3KB
80f49115bf91001b1a52cf7451650ced 2KB
90665e53f691001b1c74a8ee943246bf 3KB
90b93b48f991001b1c74a8ee943246bf 3KB
90e401e4cb91001b1c74a8ee943246bf 3KB
__synthesis_is_complete__ 0B
__synthesis_is_complete__ 0B
__synthesis_is_complete__ 0B
__synthesis_is_complete__ 0B
__synthesis_is_complete__ 0B
__synthesis_is_complete__ 0B
__synthesis_is_complete__ 0B
__synthesis_is_complete__ 0B
__synthesis_is_complete__ 0B
__synthesis_is_complete__ 0B
__synthesis_is_complete__ 0B
__synthesis_is_complete__ 0B
__synthesis_is_complete__ 0B
__synthesis_is_complete__ 0B
libgcc.a 1.64MB
libc.a 1.11MB
libm.a 683KB
libxil.a 95KB
libgloss.a 21KB
a06abd9ccb91001b1c74a8ee943246bf 3KB
b049fcc4f791001b1c74a8ee943246bf 3KB
b04bb9ebcb91001b1c74a8ee943246bf 3KB
b090430acf91001b1c74a8ee943246bf 3KB
b0c66994cf91001b1c74a8ee943246bf 5KB
xsim_run.bat 3KB
runme.bat 229B
runme.bat 229B
runme.bat 229B
runme.bat 229B
runme.bat 229B
runme.bat 229B
runme.bat 229B
runme.bat 229B
runme.bat 229B
runme.bat 229B
runme.bat 229B
runme.bat 229B
runme.bat 229B
runme.bat 229B
runme.bat 229B
bd_44e3.bd 233KB
bd_44e3.bd 154KB
system.bd 18KB
system_wrapper.bit 2.99MB
system_wrapper.bit 2.99MB
system_wrapper_bd.bmm 6KB
system.bmm 544B
system.bmm 520B
bd_44e3.bxml 23KB
system.bxml 9KB
xuartlite.c 23KB
xil_testmem.c 20KB
xbram_selftest.c 17KB
xil_misc_psreset_api.c 16KB
_profile_timer_hw.c 12KB
xil_printf.c 11KB
xuartlite_intr.c 11KB
xgpio_intr.c 10KB
xgpio.c 10KB
xil_testcache.c 10KB
xil_testio.c 8KB
xbram_intr.c 8KB
microblaze_sleep.c 8KB
xio.c 7KB
xil_exception.c 7KB
xgpio_extra.c 6KB
xbram.c 5KB
xplatform_info.c 5KB
xgpio_sinit.c 5KB
xil_assert.c 5KB
xuartlite_sinit.c 5KB
xuartlite_stats.c 5KB
xuartlite_selftest.c 5KB
profile_cg.c 5KB
xuartlite_l.c 4KB
xgpio_selftest.c 4KB
共 1771 条
- 1
- 2
- 3
- 4
- 5
- 6
- 18
资源评论
数字硬鉴
- 粉丝: 2w+
- 资源: 18
上传资源 快速赚钱
- 我的内容管理 展开
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功