没有合适的资源?快使用搜索试试~ 我知道了~
附件是Quartus官方的Signal Tap II的使用技巧
1 下载量 57 浏览量
2024-02-24
20:39:44
上传
评论
收藏 958KB PDF 举报
温馨提示
试读
16页
Quartus官方的Signal Tap II的使用技巧:AN 1005-Signal Tap Logic Analyzer Getting Started Tutorial-an1005-792742-792743
资源推荐
资源详情
资源评论
AN 1005: Signal Tap Logic Analyzer
Getting Started Tutorial
Updated for Intel
®
Quartus
®
Prime Design Suite: 23.4
Answers to Top FAQs:
Q What is Signal Tap?
A About This Application Note on page 3
Q What do I need to use this document?
A Tutorial Prerequisites on page 3
Q How do I use Signal Tap?
A Signal Tap Tutorial Walkthrough on page 6
Q How do I program for Signal Tap?
A Programming the FPGA for Signal Tap on page 7
Q How do I set the trigger conditions for capture?
A Set Trigger Conditions on page 12
Q Where can I go for more Signal Tap Info?
A Design Debugging with Signal Tap
Online Version
Send Feedback
AN-1005
792742
2024.02.15
Contents
1. About This Application Note............................................................................................ 3
1.1. Tutorial Prerequisites..............................................................................................3
1.2. Signal Tap Tutorial Design Description...................................................................... 3
2. Signal Tap Tutorial Walkthrough.....................................................................................6
2.1. Step 1: Getting Started.......................................................................................... 6
2.2. Step 2: Programming the FPGA for Signal Tap Use..................................................... 7
2.3. Step 3: Create a New Signal Tap File........................................................................ 8
2.4. Step 4: Add the Acquisition Clock...........................................................................10
2.5. Step 5: Add Storage Parameters............................................................................ 11
2.6. Step 6: Set Trigger Conditions............................................................................... 12
3. Document Revision History of AN 1005: Signal Tap Logic Analyzer Getting Started
Tutorial....................................................................................................................16
Contents
AN 1005: Signal Tap Logic Analyzer Getting Started Tutorial
Send Feedback
2
1. About This Application Note
This application note demonstrates how to debug a design with the Signal Tap Logic
Analyzer. The Signal Tap logic analyzer, available in the Intel
®
Quartus
®
Prime Pro
Edition software, captures and displays the real-time signal behavior in an Intel FPGA
design.
You can use the Signal Tap logic analyzer to probe and debug the behavior of internal
signals during normal device operation, without requiring I/O pins or external lab
equipment. For more information on using all of the features of the Signal Tap logic
analyzer, refer to the following available resources.
Related Information
• Intel Quartus Prime Pro Edition User Guide: Debug Tools
• Intel FPGA Technical Training
1.1. Tutorial Prerequisites
Use of this tutorial requires the following:
• Installation and basic familiarity with the Intel Quartus Prime Pro Edition software
version 23.4 or later. The Intel Quartus Prime software includes the Signal Tap
logic analyzer and the Programmer.
• The Intel Arria
®
10 SX SoC Development Kit, or a design board with a JTAG
connection to the device under test (DUT).
• An Intel FPGA Download Cable II (USB-Blaster II), for communication between the
FPGA and the Intel Quartus Prime software.
• The Intel Arria 10 FPGA - Signal Tap Logic Analyzer Getting Started Design
Example, available from the Intel FPGA Design Store.
Related Information
• Intel Quartus Prime Pro Edition User Guide: Getting Started
• Intel FPGA Download Center
• Intel Arria 10 SX SoC Development Kit
• Intel FPGA Download Cable II
1.2. Signal Tap Tutorial Design Description
The design for this tutorial consists of the counter_50M 26-bit counter that counts to
49,999,999 and rolls over to 0.
For every 49,999,999 of counter_50M, counter_10 increases by 1 from 0 to 9 and
rolls over to 0.
792742 | 2024.02.15
Send Feedback
Intel Corporation. All rights reserved. Intel, the Intel logo, and other Intel marks are trademarks of Intel
Corporation or its subsidiaries. Intel warrants performance of its FPGA and semiconductor products to current
specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any
products and services at any time without notice. Intel assumes no responsibility or liability arising out of the
application or use of any information, product, or service described herein except as expressly agreed to in
writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying
on any published information and before placing orders for products or services.
*Other names and brands may be claimed as the property of others.
ISO
9001:2015
Registered
The output register seven_seg corresponds to the value of counter_10 from 0 – 9
in the form of a common anode value for a seven segment display.
Table 1. Value Representation for count_binary and seven_seg Registers
Decimal Representation Binary Representation [3:0] Seven Segments [6:0]
0 (zero) 0000 1000000
1 (one) 0001 1111001
2 (two) 0010 0100100
3 (three) 0011 0110000
4 (four) 0100 1001001
5 (five) 0101 0010010
6 (six) 0110 0000010
7 (seven) 0111 1111000
8 (eight) 1000 0000000
9 (nine) 1001 0010000
At the board level, the tutorial design connects the clock to a 50 MHz source, and
connects the outputs to the seven_seg and count_binary registers. These outputs
do not connect to any physical pins, but only to virtual pins. This example uses virtual
pins because the Intel Arria 10 SX SoC Development Kit does not include a seven
segment display.
A virtual pin is an I/O element that the Intel Quartus Prime Compiler temporarily maps
to a logic element during compilation, rather than mapping to a pin. For more
information on using virtual pins, refer to Defining Virtual Pins in Intel Quartus Prime
Pro Edition User Guide: Design Optimization.
If you are using other boards or devices, you can change clk_50MHz to another
general-purpose clock. To change the pin for clk_50MHz, click Assignments ➤
Assignment Editor after opening the project.
Figure 1. Pins Used By Signal Tap Tutorial Design
1. About This Application Note
792742 | 2024.02.15
AN 1005: Signal Tap Logic Analyzer Getting Started Tutorial
Send Feedback
4
剩余15页未读,继续阅读
资源评论
GBXLUO
- 粉丝: 461
- 资源: 12
上传资源 快速赚钱
- 我的内容管理 展开
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功