# AD_FMCLIDAR1_EBZ HDL reference design
## Overview
The following design supports both Xilinx and Intel FPGA's. The [AD_FMCLIDAR1_EBZ](https://www.analog.com/en/design-center/evaluation-hardware-and-software/evaluation-boards-kits/AD-FMCLIDAR1-EBZ.html)
prototyping system connects to the FPGA carrier board through a FMC (FPGA Mezzanine Cad)
high pin count connector.
Detailed user guide of the prototyping platform can be found [here](https://wiki.analog.com/resources/eval/user-guides/ad-fmclidar1-ebz).
Currently supported carriers:
| Carrier name | FMC connector |
| ------------- | ------------- |
| ZC706 | FMC_HPC |
| ZCU102 | HPC0 |
| Arria10SOC* | FMCA_HPC |
The design is easily portable to any Xilinx or Intel FPGA carrier board, which
has an FMC HPC connector, and have all the required connections. (See more info
in [system_constr.xdc](./zc706/system_constr.xdc) or [system_project.tcl](./a10soc/system_project.tcl))
You can find a porting guide in the [wiki.analog.com](https://wiki.analog.com/resources/fpga/docs/hdl/porting_project_quick_start_guide).
### NOTE
The Arria10SOC carrier requires a hardware rework to function correctly.
The rework connects FMC_A header pins directly to the FPGA so that they can be
accessed by the fabric.
#### Changes required:
**REMOVE**: R575, R576, R621, R633, R612, R613
**POPULATE**: R574, R577, R620, R632, R610, R611
### Directory Structure
| Directory | Description |
| --------- | ----------- |
| common | Common verilog and block design Tcl files |
| zc706 | ZC706 specific source files |
| zcu102 | ZCU102 specific source files |
| a10soc | Arria10SOC specific source files |
More information about the directory structure of the HDL repository can be found [here](https://wiki.analog.com/resources/fpga/docs/git).
## Build instructions
The project is using GNU Make for build and bitstream generation. Change your directory
to your targeted carrier and run **make**.
More information about how to build HDL projects can be found [here](http://wiki.analog.com/resources/fpga/docs/build).
## Architecture
The main scope of the HDL design is to provide all the required digital interfaces
for the data acquisition board of the prototyping system.
The following block diagram presents the simplified system architecture:
![HDL Block Diagram](./doc/img/hdl_lidar.png)
### AXI_LASER_DRIVER IP
The axi_laser_driver IP is responsible to generate a narrow pulse for the laser
driver circuit, to control the TIA channel selection on the analog front end (AFE)
board, and to synchronize the data acquisition to the generated pulses.
More information about the IP can be found [here](https://wiki.analog.com/resources/fpga/docs/axi_laser_driver).
### Control interfaces
| Name | Type | Details |
| ---- | ---- | ------- |
| adc_fd* | GPIO | Monitors the AD9094 Fast detect output lines |
| adc_pwdn | GPIO | Controls the AD9094 Power-Down input line |
| spi_adc_* | 4-wire SPI | AD9094 configuration interface |
| spi_vco_* | 3-wire SPI | ADF436-7 configuration interface |
| spi_clkgen_* | 4-wire SPI | AD9528 configuration interface |
| laser_driver_p\n | LVDS output | It controls the laser driver circuit, it is generated by the axi_laser_driver IP instance |
| laser_gpio[13:0] | GPIO | Unused GPIO line on the lase board |
| tia_chsel[7:0] | CMOS output | TIA channel selection lines, it is controlled by the axi_laser_driver instance |
| afe_dac_sda\scl\load\clr_n | I2C/GPIO | AD5627 configuration interface |
| rx_ref_clk_p\n | LVDS | JESD204B reference clock for the high-speed gigabit transceivers; runs at 250MHz |
| rx_device_clk_p\n | LVDS | JESD204B device clock for the transport layer and additional data processing; runs at 250MHz |
| rx_data_p\n[3:0] | CML | JESD204B high-speed serial lanes; runs at 10Gbps |
| rx_sync_p\n[1:0] | LVDS | JESD204B SYNC signals for interface synchronization |
| rx_sysref_p\n | LVDS | JESD204B SYSREF signal for deterministic latency |
### JESD204B interface
The JESD204B interface runs in Subclass 1 mode to ensure the deterministic latency
of the link. The following tables are summarizing the JESD204B important configuration
parameter and attributes.
| Parameter name | Abbreviation |Value |
| -------------- | ------------ | ---- |
| Number of lanes | L | 4 |
| Number of converter | M | 4 |
| Converter resolution | NP | 8 |
| Total number of Bits per Sample| NP | 8 |
| Samples per frame | S | 1 |
| Octets per frame | F | 1 |
| Frames per Multiframe | K | 32 |
| Number of control bits | CS | 0 |
| Rates and Clocks | Value |
| ---------------- | ----- |
| Sample rate | 1GSPS |
| Lane rate | 10Gbps |
| GT reference clock | 250MHz |
| Device clock | 250 MHz |
## Known issues
### The Lidar boards do not power up
**Problem:** The Lidar boards do not power up because the PG_C2M pull-up resistor value on the carrier (Arria 10) is too high.
**Solution:** On Arria 10 - place a 4k7 ohms resistor in parallel with R5517.
**Note:**
1. The PG_C2M can no longer be software controlled. As soon as there is an auxiliary 3V3 on the carrier, the Lidar platform receives the power up command.
2. This problem only affects Lidar Rev B.
## References
+ AD-FMCLIDAR1-EBZ product page: https://www.analog.com/en/design-center/evaluation-hardware-and-software/evaluation-boards-kits/AD-FMCLIDAR1-EBZ.html
+ AD-FMCLIDAR1-EBZ user guide: https://wiki.analog.com/resources/eval/user-guides/ad-fmclidar1-ebz
+ ADI's FPGA Reference Designs HDL User Guide: https://wiki.analog.com/resources/fpga/docs/hdl
+ ADI's JESD204B Interface Framework: https://wiki.analog.com/resources/fpga/peripherals/jesd204
+ axi_laser_driver IP Core: https://wiki.analog.com/resources/fpga/docs/axi_laser_driver
## Support
For technical support please visit [FPGA Referece Designs](https://ez.analog.com/fpga/) community in EngineerZone.
没有合适的资源?快使用搜索试试~ 我知道了~
HDL对应 Vivado 2019.1
共1582个文件
v:524个
tcl:469个
makefile:261个
需积分: 0 0 下载量 191 浏览量
2023-11-09
20:10:03
上传
评论
收藏 2.22MB ZIP 举报
温馨提示
HDL对应 Vivado 2019.1
资源推荐
资源详情
资源评论
收起资源包目录
HDL对应 Vivado 2019.1 (1582个子文件)
axi_jesd204_rx_regmap_tb 568B
axi_jesd204_tx_regmap_tb 467B
coefile_int.coe 1KB
coefile_dec.coe 1KB
cpack_tb 341B
crc12_tb 112B
dma_read_shutdown_tb 690B
dma_read_tb 688B
dma_write_shutdown_tb 705B
dma_write_tb 704B
frame_align_tb 970B
.gitattributes 150B
.gitignore 739B
.gitignore 10B
.gitignore 10B
LICENSE 4KB
LICENSE_ADIBSD 2KB
LICENSE_GPL2 17KB
LICENSE_LGPL 26KB
loopback_64b_tb 890B
loopback_tb 967B
m2k_interp.m 1KB
m2k_decim.m 1KB
Makefile 7KB
Makefile 3KB
Makefile 2KB
Makefile 2KB
Makefile 2KB
Makefile 2KB
Makefile 2KB
Makefile 2KB
Makefile 2KB
Makefile 2KB
Makefile 2KB
Makefile 2KB
Makefile 2KB
Makefile 2KB
Makefile 2KB
Makefile 2KB
Makefile 2KB
Makefile 2KB
Makefile 2KB
Makefile 2KB
Makefile 2KB
Makefile 2KB
Makefile 1KB
Makefile 1KB
Makefile 1KB
Makefile 1KB
Makefile 1KB
Makefile 1KB
Makefile 1KB
Makefile 1KB
Makefile 1KB
Makefile 1KB
Makefile 1KB
Makefile 1KB
Makefile 1KB
Makefile 1KB
Makefile 1KB
Makefile 1KB
Makefile 1KB
Makefile 1KB
Makefile 1KB
Makefile 1KB
Makefile 1KB
Makefile 1KB
Makefile 1KB
Makefile 1KB
Makefile 1KB
Makefile 1KB
Makefile 1KB
Makefile 1KB
Makefile 1KB
Makefile 1KB
Makefile 1KB
Makefile 1KB
Makefile 1KB
Makefile 1KB
Makefile 1006B
Makefile 1006B
Makefile 1002B
Makefile 998B
Makefile 984B
Makefile 984B
Makefile 982B
Makefile 978B
Makefile 976B
Makefile 976B
Makefile 976B
Makefile 952B
Makefile 952B
Makefile 952B
Makefile 951B
Makefile 951B
Makefile 941B
Makefile 939B
Makefile 935B
Makefile 932B
Makefile 922B
共 1582 条
- 1
- 2
- 3
- 4
- 5
- 6
- 16
资源评论
东枫科技
- 粉丝: 5549
- 资源: 59
上传资源 快速赚钱
- 我的内容管理 展开
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功