lab4.zip_VHDL/FPGA/Verilog_Verilog_
版权申诉
128 浏览量
2021-08-10
03:01:21
上传
评论
收藏 85KB ZIP 举报
lab4.zip （49个子文件） 
lab4 
part2.v.bak 219B lab4.map.summary 451B lab4.qws 576B db lab4.tmw_info 37B lab4.db_info 137B lab4.pre_map.cdb 2KB lab4.map_bb.hdb 6KB lab4.rtlv_sg_swap.cdb 178B lab4.syn_hier_info 0B lab4.map.ecobp 28B lab4.map_bb.logdb 4B lab4.sld_design_entry.sci 154B lab4.sgdiff.cdb 2KB lab4.map.qmsg 8KB lab4.(0).cnf.cdb 2KB lab4.root_partition.map.info 430B lab4.sld_design_entry_dsc.sci 154B lab4.map_bb.cdb 689B prev_cmp_lab4.map.qmsg 3KB lab4.root_partition.map.hdbx 2KB lab4.pre_map.hdb 7KB lab4.cmp.rdb 4KB lab4.map.hdb 7KB lab4.tis_db_list.ddb 174B lab4.cbx.xml 86B lab4.rtlv.hdb 7KB lab4.sgdiff.hdb 7KB lab4.hier_info 2KB prev_cmp_lab4.qmsg 3KB lab4.psp 3B lab4.map.cdb 2KB lab4.map.logdb 4B lab4.(0).cnf.hdb 666B lab4.map_bb.hdbx 7KB lab4.eco.cdb 161B lab4.map.bpm 531B lab4.hif 835B lab4.root_partition.map.atm 6KB lab4.rtlv_sg.cdb 2KB lab4.done 26B lab4.qpf 907B T.v 279B lab4.flow.rpt 6KB lab4.map.rpt 19KB part3.v 153B lab4.qsf 2KB part1.v 336B part2.v 242B part1.v.bak 336B资源评论
