DS18B20.zip_VHDL/FPGA/Verilog_Verilog_
版权申诉
115 浏览量
2021-08-09
23:57:08
上传
评论
收藏 2.02MB ZIP 举报
DS18B20.zip_VHDL/FPGA/Verilog_Verilog_ （116个子文件） 
ds18b20_seg7.root_partition.cmp.ammdb 605B ds18b20_seg7.vpr.ammdb 525B ds18b20_seg7.map.ammdb 129B ds18b20_drive.v.bak 18KB seg7x8_drive.v.bak 7KB seg_dynamic_drive.v.bak 2KB ds18b20_seg7.v.bak 2KB ds18b20_seg7.cmp.bpm 808B ds18b20_seg7.map.bpm 771B ds18b20_seg7.cmp.cdb 53KB ds18b20_seg7.rtlv_sg.cdb 39KB ds18b20_seg7.(1).cnf.cdb 38KB ds18b20_seg7.sgdiff.cdb 24KB ds18b20_seg7.root_partition.cmp.cdb 23KB ds18b20_seg7.map.cdb 20KB ds18b20_seg7.root_partition.map.cdb 19KB ds18b20_seg7.(2).cnf.cdb 3KB ds18b20_seg7.map_bb.cdb 2KB ds18b20_seg7.(0).cnf.cdb 2KB ds18b20_seg7.root_partition.map.hbdb.cdb 1KB ds18b20_seg7.rtlv_sg_swap.cdb 1KB ds18b20_seg7.root_partition.map.reg_db.cdb 528B ds18b20_seg7.cdf 329B logic_util_heursitic.dat 17KB Thumbs.db 8KB ds18b20_seg7.db_info 140B ds18b20_seg7.db_info 140B ds18b20_seg7.tiscmp.slow_1200mv_85c.ddb 204KB ds18b20_seg7.tiscmp.slow_1200mv_0c.ddb 203KB ds18b20_seg7.tiscmp.fast_1200mv_0c.ddb 201KB ds18b20_seg7.asm_labs.ddb 14KB ds18b20_seg7.tis_db_list.ddb 302B ds18b20_seg7.pti_db_list.ddb 246B ds18b20_seg7.tis_db_list.ddb 231B ds18b20_seg7.root_partition.cmp.dfp 33B ds18b20_seg7.done 26B ds18b20_seg7.root_partition.map.dpi 1KB ds18b20_seg7.root_partition.map.hbdb.hb_info 46B ds18b20_seg7.cmp.hdb 18KB ds18b20_seg7.root_partition.cmp.hdb 18KB ds18b20_seg7.root_partition.map.hdb 18KB ds18b20_seg7.map.hdb 18KB ds18b20_seg7.root_partition.map.hbdb.hdb 17KB ds18b20_seg7.sgdiff.hdb 15KB ds18b20_seg7.pre_map.hdb 15KB ds18b20_seg7.rtlv.hdb 14KB ds18b20_seg7.map_bb.hdb 10KB ds18b20_seg7.(1).cnf.hdb 3KB ds18b20_seg7.(2).cnf.hdb 1KB ds18b20_seg7.(0).cnf.hdb 1KB ds18b20_seg7.hier_info 4KB ds18b20_seg7.hif 682B ds18b20_seg7.cuda_io_sim_cache.31um_ff_1200mv_0c_fast.hsd 380KB ds18b20_seg7.cuda_io_sim_cache.31um_ss_1200mv_85c_slow.hsd 373KB
ds18b20_seg7.lpc.html 782B ds18b20_seg7.cmp.idb 8KB ds18b20_seg7.ipinfo 163B ds18b20_seg7.jdi 231B ds18b20_seg7.map.kpt 3KB ds18b20_seg7.root_partition.map.kpt 3KB ds18b20_seg7.cmp_merge.kpt 213B .cmp.kpt 209B ds18b20_seg7.root_partition.cmp.kpt 199B ds18b20_seg7.cmp.logdb 12KB ds18b20_seg7.map.logdb 4B ds18b20_seg7.map_bb.logdb 4B ds18b20_seg7.root_partition.cmp.logdb 4B output_file.map 130B ds18b20_seg7.pin 30KB
SEG7 原理图.png 21KB DS18B20 原理图.png 5KB ds18b20_seg7.pof 512KB ds18b20_seg7_assignment_defaults.qdf 48KB prev_cmp_ds18b20_seg7.qmsg 93KB ds18b20_seg7.fit.qmsg 29KB ds18b20_seg7.sta.qmsg 19KB ds18b20_seg7.map.qmsg 9KB ds18b20_seg7.asm.qmsg 2KB ds18b20_seg7.qpf 1KB ds18b20_seg7.qsf 5KB ds18b20_seg7.qws 3KB ds18b20_seg7.root_partition.cmp.rcfdb 26KB ds18b20_seg7.sta.rdb 34KB ds18b20_seg7.cmp.rdb 22KB ds18b20_seg7.routing.rdb 9KB ds18b20_seg7.asm.rdb 1KB ds18b20_seg7.map.rdb 1KB ds18b20_seg7.lpc.rdb 495B README 653B ds18b20_seg7.sta.rpt 421KB ds18b20_seg7.fit.rpt 166KB ds18b20_seg7.tan.rpt 90KB ds18b20_seg7.map.rpt 35KB ds18b20_seg7.flow.rpt 10KB ds18b20_seg7.asm.rpt 8KB ds18b20_seg7.sld_design_entry.sci 277B ds18b20_seg7.sld_design_entry_dsc.sci 277B ds18b20_seg7.root_partition.map.hbdb.sig 32B ds18b20_seg7.fit.smsg 703B ds18b20_seg7.map.smsg 135B共 116 条
- 1
- 2
资源评论
pudn01
- 粉丝: 40
- 资源: 4万+
最新资源
- Python 常用标准库模块 1
- 弱电系统方案设计安防监控技术资料门禁网络工程图纸报价资料图纸案例典型案例:万达消防系统图
- 一篇精雕细琢的 Python 进阶总结
- man,what can I say;
- 弱电系统方案设计安防监控技术资料门禁网络工程图纸报价资料图纸案例第四篇:电缆分接箱部分
- 一篇精雕细琢的 Python 入门总结
- 基于 vxe-table 表格的适配插件，用于兼容 ant-design-vue 组件库
- 弱电系统方案设计安防监控技术资料门禁网络工程图纸报价资料图纸案例第三部分:开关站通用设计模块(24张)
- 基于 vxe-table 表格的适配插件，用于兼容 element-ui、element-plus 组件库
- unity读取表格用到的dll文件
资源上传下载、课程学习等过程中有任何疑问或建议，欢迎提出宝贵意见哦~我们会及时处理！
点击此处反馈
