R
Universal Host Controller Interface (UHCI), Revision 1.1
v v
Table Of Contents
1. OVERVIEW.........................................................................................................................................2
1.1 DATA TRANSFER TYPES ................................................................................................................3
1.1.1 FRAME TIME FOR DATA TRANSFERS..................................................................................................... 4
1.2 UHCI DATA STRUCTURES ..............................................................................................................5
1.2.1 FRAME LIST.............................................................................................................................................. 5
1.2.2 TRANSFER DESCRIPTORS...................................................................................................................... 5
1.2.3 QUEUE HEADS......................................................................................................................................... 6
1.3 SCHEDULING...................................................................................................................................7
1.3.1 HARDWARE CONTROL FOR FULL SPEED TRANSFER BANDWIDTH RECLAMATION........................... 7
1.4 ROOT HUB/PORTS ..........................................................................................................................7
2. REGISTER DESCRIPTION...............................................................................................................10
2.1 USB I/O REGISTERS...................................................................................................................... 11
2.1.1 USBCMDUSB COMMAND REGISTER..................................................................................................11
2.1.2 USBSTS
USB STATUS REGISTER........................................................................................................13
2.1.3 USBINTR
USB INTERRUPT ENABLE REGISTER..................................................................................14
2.1.4 FRNUM
FRAME NUMBER REGISTER...................................................................................................14
2.1.5 FLBASEADD
FRAME LIST BASE ADDRESS REGISTER.......................................................................15
2.1.6 START OF FRAME (SOF) MODIFY REGISTER .......................................................................................15
2.1.7 PORTSC
PORT STATUS AND CONTROL REGISTER...........................................................................16
2.2 PCI CONFIGURATION REGISTERS (USB).................................................................................... 19
2.2.1 CLASSCCLASS CODE REGISTER .......................................................................................................19
2.2.2 USBBASE
IO SPACE BASE ADDRESS REGISTER ..............................................................................19
2.2.3 SBRN
SERIAL BUS RELEASE NUMBER REGISTER.............................................................................19
3. DATA STRUCTURES .......................................................................................................................20
3.1 FRAME LIST POINTER...................................................................................................................20
3.1.1 FRAME LIST POINTER (DWORD)...........................................................................................................20
3.2 TRANSFER DESCRIPTOR (TD) .....................................................................................................20
3.2.1 TD LINK POINTER (DWORD 0: 00-03H)...................................................................................................21
3.2.2 TD CONTROL AND STATUS (DWORD 1: 04-07
H) ...................................................................................22
3.2.3 TD TOKEN (DWORD 2: 08-0B
H)...............................................................................................................24
3.2.4 TD BUFFER POINTER (DWORD 3: 0C-0F
H) ............................................................................................25
3.2.5 RESERVED FOR SOFTWARE (DWORDS [7:4]).......................................................................................25
3.3 QUEUE HEAD (QH) ........................................................................................................................ 25
3.3.1 QUEUE HEAD LINK POINTER (DWORD 0: 00-03H).................................................................................25
3.3.2 QUEUE ELEMENT LINK POINTER (DWORD 1: 04-07
H) ..........................................................................26
3.4 SCRIPT AND DATA TRANSFER PRIMITIVES................................................................................26
3.4.1 EXECUTING THE SCHEDULE .................................................................................................................26
3.4.2 TRANSFER QUEUING .............................................................................................................................31
4. INTERRUPTS ...................................................................................................................................35
4.1 TRANSACTION BASED.................................................................................................................. 35
4.1.1 CRC ERROR / TIME-OUT ........................................................................................................................35
4.1.2 INTERRUPT ON COMPLETION (IOC)......................................................................................................35
4.1.3 SHORT PACKET DETECT (SPD) .............................................................................................................36
4.1.4 SERIAL BUS BABBLE ..............................................................................................................................36
4.1.5 STALLED..................................................................................................................................................36
4.1.6 DATA BUFFER ERROR............................................................................................................................36
4.1.7 BIT STUFF ERROR ..................................................................................................................................36
评论2
最新资源