没有合适的资源?快使用搜索试试~ 我知道了~
外文翻译-中英文对照AVR单片机.docx
0 下载量 161 浏览量
2023-07-06
01:18:40
上传
评论
收藏 73KB DOCX 举报
温馨提示
试读
30页
外文翻译-中英文对照AVR单片机.docx
资源推荐
资源详情
资源评论
蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿螁袂芁莈袃肈膇莇薃袀肃蒇蚅肆莁蒆螈衿芇蒅袀肄膃蒄蚀袇腿蒃螂膂肅蒂袄羅莄蒁薄膁芀蒁 蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿螁袂芁莈袃肈膇莇薃袀肃蒇蚅肆莁蒆螈衿芇蒅袀肄膃蒄蚀袇腿蒃螂膂肅蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿螁袂芁莈袃肈膇莇薃袀肃蒇蚅肆莁蒆螈衿芇蒅袀肄膃蒄蚀袇腿蒃螂膂肅蒂袄羅莄蒁薄膁芀蒁 蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿螁袂芁莈袃肈膇莇薃袀肃蒇蚅肆莁蒆螈衿芇蒅袀肄膃蒄蚀袇腿蒃螂膂肅蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿螁袂芁莈袃肈膇莇薃袀肃蒇蚅肆莁蒆螈衿芇蒅袀肄膃蒄蚀袇腿蒃螂膂肅蒂袄羅莄蒁薄膁芀蒁蚆 羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿螁袂芁莈袃肈膇莇薃袀肃蒇蚅肆莁蒆螈衿芇蒅袀肄膃蒄蚀袇腿蒃螂膂肅蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈
芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿螁袂芁莈袃肈膇莇薃袀肃蒇蚅肆莁蒆螈衿芇蒅袀肄膃蒄蚀袇腿蒃螂膂肅蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈 芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿螁袂芁莈袃肈膇莇薃袀肃蒇蚅肆莁蒆螈衿芇蒅袀肄膃蒄蚀袇腿蒃螂膂肅蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿螁袂芁莈袃肈膇莇薃袀肃蒇蚅肆莁蒆螈衿芇蒅袀肄膃蒄蚀袇腿蒃螂膂肅蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈 芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿螁袂芁莈袃肈膇莇薃袀肃蒇蚅肆莁蒆螈衿芇蒅袀肄膃蒄蚀袇腿蒃螂膂肅蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿螁袂芁莈袃肈膇莇薃袀肃蒇蚅肆莁蒆螈衿芇蒅袀肄膃蒄蚀袇腿蒃螂膂肅蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈芅 螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿螁袂芁莈袃肈膇莇薃袀肃蒇蚅肆莁蒆螈衿芇蒅袀肄膃蒄蚀袇腿蒃螂膂肅蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿螁袂芁莈袃肈膇莇薃袀肃蒇蚅肆莁蒆螈衿芇蒅袀肄膃蒄蚀袇腿蒃螂膂
肅蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿螁袂芁莈袃肈膇莇薃袀肃蒇蚅肆莁蒆螈衿芇蒅袀肄膃蒄蚀袇腿蒃螂膂 肅蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿螁袂芁莈袃肈膇莇薃袀肃蒇蚅肆莁蒆螈衿芇蒅袀肄膃蒄蚀袇腿蒃螂膂肅蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿螁袂芁莈袃肈膇莇薃袀肃蒇蚅肆莁蒆螈衿芇蒅袀肄膃蒄蚀袇腿蒃螂膂 肅蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿螁袂芁莈袃肈膇莇薃袀肃蒇蚅肆莁蒆螈衿芇蒅袀肄膃蒄蚀袇腿蒃螂膂肅蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿螁袂芁莈袃肈膇莇薃袀肃蒇蚅肆莁蒆螈衿芇蒅袀肄膃蒄蚀袇腿蒃螂膂肅 蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿螁袂芁莈袃肈膇莇薃袀肃蒇蚅肆莁蒆螈衿芇蒅袀肄膃蒄蚀袇腿蒃螂膂肅蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆
肃莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿螁袂芁莈袃肈膇莇薃袀肃蒇蚅肆莁蒆螈衿芇蒅袀肄膃蒄蚀袇腿蒃螂膂肅蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆 肃莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿螁袂芁莈袃肈膇莇薃袀肃蒇蚅肆莁蒆螈衿芇蒅袀肄膃蒄蚀袇腿蒃螂膂肅蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿螁袂芁莈袃肈膇莇薃袀肃蒇蚅肆莁蒆螈衿芇蒅袀肄膃蒄蚀袇腿蒃螂膂肅蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆 肃莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿螁袂芁莈袃肈膇莇薃袀肃蒇蚅肆莁蒆螈衿芇蒅袀肄膃蒄蚀袇腿蒃螂膂肅蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿螁袂芁莈袃肈膇莇薃袀肃蒇蚅肆莁蒆螈衿芇蒅袀肄膃蒄蚀袇腿蒃螂膂肅蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆肃 莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿螁袂芁莈袃肈膇莇薃袀肃蒇蚅肆莁蒆螈衿芇蒅袀肄膃蒄蚀袇腿蒃螂膂肅蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿螁袂芁莈袃肈膇莇薃袀肃蒇蚅肆莁蒆螈衿芇蒅
袀肄膃蒄蚀袇腿蒃螂膂肅蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿螁袂芁莈袃肈膇莇薃袀肃蒇蚅肆莁蒆螈衿芇蒅 袀肄膃蒄蚀袇腿蒃螂膂肅蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿螁袂芁莈袃肈膇莇薃袀肃蒇蚅肆莁蒆螈衿芇蒅袀肄膃蒄蚀袇腿蒃螂膂肅蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿螁袂芁莈袃肈膇莇薃袀肃蒇蚅肆莁蒆螈衿芇蒅 袀肄膃蒄蚀袇腿蒃螂膂肅蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿螁袂芁莈袃肈膇莇薃袀肃蒇蚅肆莁蒆螈衿芇蒅袀肄膃蒄蚀袇腿蒃螂膂肅蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿螁袂芁莈袃肈膇莇薃袀肃蒇蚅肆莁蒆螈衿芇蒅袀 肄膃蒄蚀袇腿蒃螂膂肅蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿螁袂芁莈袃肈膇莇薃袀肃蒇蚅肆莁蒆螈衿芇蒅袀肄膃蒄蚀袇腿蒃螂膂肅蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅
蚂薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿螁袂芁莈袃肈膇莇薃袀肃蒇蚅肆莁蒆螈衿芇蒅袀肄膃蒄蚀袇腿蒃螂膂肅蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅 蚂薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿螁袂芁莈袃肈膇莇薃袀肃蒇蚅肆莁蒆螈衿芇蒅袀肄膃蒄蚀袇腿蒃螂膂肅蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿螁袂芁莈袃肈膇莇薃袀肃蒇蚅肆莁蒆螈衿芇蒅袀肄膃蒄蚀袇腿蒃螂膂肅蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅 蚂薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿螁袂芁莈袃肈膇莇薃袀肃蒇蚅肆莁蒆螈衿芇蒅袀肄膃蒄蚀袇腿蒃螂膂肅蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿螁袂芁莈袃肈膇莇薃袀肃蒇蚅肆莁蒆螈衿芇蒅袀肄膃蒄蚀袇腿蒃螂膂肅蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅蚂 薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿螁袂芁莈袃肈膇莇薃袀肃蒇蚅肆莁蒆螈衿芇蒅袀肄膃蒄蚀袇腿蒃螂膂肅蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿螁袂芁莈袃肈膇莇薃袀
肃蒇蚅肆莁蒆螈衿芇蒅袀肄膃蒄蚀袇腿蒃螂膂肅蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿螁袂芁莈袃肈膇莇薃袀 肃蒇蚅肆莁蒆螈衿芇蒅袀肄膃蒄蚀袇腿蒃螂膂肅蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿螁袂芁莈袃肈膇莇薃袀肃蒇蚅肆莁蒆螈衿芇蒅袀肄膃蒄蚀袇腿蒃螂膂肅蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿螁袂芁莈袃肈膇莇薃袀 肃蒇蚅肆莁蒆螈衿芇蒅袀肄膃蒄蚀袇腿蒃螂膂肅蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿螁袂芁莈袃肈膇莇薃袀肃蒇蚅肆莁蒆螈衿芇蒅袀肄膃蒄蚀袇腿蒃螂膂肅蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿螁袂芁莈袃肈膇莇薃袀肃 蒇蚅肆莁蒆螈衿芇蒅袀肄膃蒄蚀袇腿蒃螂膂肅蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿螁袂芁莈袃肈膇莇薃袀肃蒇蚅肆莁蒆螈衿芇蒅袀肄膃蒄蚀袇腿蒃螂膂肅蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇
袁莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿螁袂芁莈袃肈膇莇薃袀肃蒇蚅肆莁蒆螈衿芇蒅袀肄膃蒄蚀袇腿蒃螂膂肅蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇 袁莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿螁袂芁莈袃肈膇莇薃袀肃蒇蚅肆莁蒆螈衿芇蒅袀肄膃蒄蚀袇腿蒃螂膂肅蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿螁袂芁莈袃肈膇莇薃袀肃蒇蚅肆莁蒆螈衿芇蒅袀肄膃蒄蚀袇腿蒃螂膂肅蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇 袁莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿螁袂芁莈袃肈膇莇薃袀肃蒇蚅肆莁蒆螈衿芇蒅袀肄膃蒄蚀袇腿蒃螂膂肅蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿螁袂芁莈袃肈膇莇薃袀肃蒇蚅肆莁蒆螈衿芇蒅袀肄膃蒄蚀袇腿蒃螂膂肅蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇袁 莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿螁袂芁莈袃肈膇莇薃袀肃蒇蚅肆莁蒆螈衿芇蒅袀肄膃蒄蚀袇腿蒃螂膂肅蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿
螁袂芁莈袃肈膇莇薃袀肃蒇蚅肆莁蒆螈衿芇蒅袀肄膃蒄蚀袇腿蒃螂膂肅蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿 螁袂芁莈袃肈膇莇薃袀肃蒇蚅肆莁蒆螈衿芇蒅袀肄膃蒄蚀袇腿蒃螂膂肅蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿螁袂芁莈袃肈膇莇薃袀肃蒇蚅肆莁蒆螈衿芇蒅袀肄膃蒄蚀袇腿蒃螂膂肅蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿 螁袂芁莈袃肈膇莇薃袀肃蒇蚅肆莁蒆螈衿芇蒅袀肄膃蒄蚀袇腿蒃螂膂肅蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿螁袂芁莈袃肈膇莇薃袀肃蒇蚅肆莁蒆螈衿芇蒅袀肄膃蒄蚀袇腿蒃螂膂肅蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿螁 袂芁莈袃肈膇莇薃袀肃蒇蚅肆莁蒆螈衿芇蒅袀肄膃蒄蚀袇腿蒃螂膂肅蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿螁袂芁莈袃肈膇莇薃袀肃蒇蚅肆莁蒆螈衿芇蒅袀肄膃蒄蚀袇腿蒃螂膂肅蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节
薆袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿螁袂芁莈袃肈膇莇薃袀肃蒇蚅肆莁蒆螈衿芇蒅袀肄膃蒄蚀袇腿蒃螂膂肅蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节 薆袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿螁袂芁莈袃肈膇莇薃袀肃蒇蚅肆莁蒆螈衿芇蒅袀肄膃蒄蚀袇腿蒃螂膂肅蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿螁袂芁莈袃肈膇莇薃袀肃蒇蚅肆莁蒆螈衿芇蒅袀肄膃蒄蚀袇腿蒃螂膂肅蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节 薆袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿螁袂芁莈袃肈膇莇薃袀肃蒇蚅肆莁蒆螈衿芇蒅袀肄膃蒄蚀袇腿蒃螂膂肅蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿螁袂芁莈袃肈膇莇薃袀肃蒇蚅肆莁蒆螈衿芇蒅袀肄膃蒄蚀袇腿蒃螂膂肅蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆 袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿螁袂芁莈袃肈膇莇薃袀肃蒇蚅肆莁蒆螈衿芇蒅袀肄膃蒄蚀袇腿蒃螂膂肅蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁
肀莁罿螄葿莀虿聿莅荿螁袂芁莈袃肈膇莇薃袀肃蒇蚅肆莁蒆螈衿芇蒅袀肄膃蒄蚀袇腿蒃螂膂肅蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁 肀莁罿螄葿莀虿聿莅荿螁袂芁莈袃肈膇莇薃袀肃蒇蚅肆莁蒆螈衿芇蒅袀肄膃蒄蚀袇腿蒃螂膂肅蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄葿莀虿聿莅荿螁袂芁莈袃肈膇莇薃袀肃蒇蚅肆莁蒆螈衿芇蒅袀肄膃蒄蚀袇腿蒃螂膂肅蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁 肀莁罿螄葿莀虿聿莅荿螁袂芁莈袃肈膇莇薃袀肃蒇蚅肆莁蒆螈衿芇蒅袀肄膃蒄蚀袇腿蒃螂膂肅蒂袄羅莄蒁薄膁芀蒁蚆羄膆薀蝿腿肂蕿袁羂莀薈薁螅芆薇螃羀节薆袅袃膈薅薅肈肄薅蚇袁莃薄蝿肇艿蚃袂衿膅蚂薁肅肁蚁蚄袈蒀蚀袆肃莆虿羈羆节虿蚈膂膈芅螀羄肄芄袃膀莂芃薂羃芈莂蚅膈膄莂螇羁肀莁罿螄
AVR CPU Core
Introduction This section discusses the AVR core architecture in general. The main
function of the
CPU core is to ensure correct program execution. The CPU must therefore be able to
access memories, perform calculations, control peripherals, and handle interrupts.
Architectural Overview Figure 3. Block Diagram of the AVR MCU Architecture
In order to maximize performance and parallelism, the AVR uses a Harvard architecture
– with separate memories and buses for program and data. Instructions in the program
memory are executed with a single level pipelining. While one instruction is being executed,
the next instruction is pre-fetched from the program memory. This concept
enables instructions to be executed in every clock cycle. The program memory is In-
System Reprogrammable Flash memory.
The fast-access Register File contains 32 x 8-bit general purpose working registers with
a single clock cycle access time. This allows single-cycle Arithmetic Logic Unit (ALU)
operation. In a typical ALU operation, two operands are output from the Register File,
the operation is executed, and the result is stored back in the Register File – in one
clock cycle.
Six of the 32 registers can be used as three 16-bit indirect address register pointers for
Data Space addressing – enabling efficient address calculations. One of the these
address pointers can also be used as an address pointer for look up tables in Flash Program
memory. These added function registers are the 16-bit X-, Y-, and Z-register,
described later in this section.
The ALU supports arithmetic and logic operations between registers or between a constant
and a register. Single register operations can also be executed in the ALU. After
Flash
Program
Memory
Instruction
Register
Instruction
Decoder
Program
Counter
Control Lines
32 x 8
General
Purpose
Registrers
ALU
Status
and Control
I/O Lines
EEPROM
Data Bus 8-bit
Data
SRAM
Direct Addressing
Indirect Addressing
Interrupt
Unit
SPI
Unit
Watchdog
Timer
Analog
Comparator
I/O Module 2
I/O Module1
I/O Module n
9
ATmega16(L)
2466N–AVR–10/06
an arithmetic operation, the Status Register is updated to reflect information about the
result of the operation.
Program flow is provided by conditional and unconditional jump and call instructions,
able to directly address the whole address space. Most AVR instructions have a single
16-bit word format. Every program memory address contains a 16- or 32-bit instruction.
Program Flash memory space is divided in two sections, the Boot program section and
the Application Program section. Both sections have dedicated Lock bits for write and
read/write protection. The SPM instruction that writes into the Application Flash memory
section must reside in the Boot Program section.
During interrupts and subroutine calls, the return address Program Counter (PC) is
stored on the Stack. The Stack is effectively allocated in the general data SRAM, and
consequently the Stack size is only limited by the total SRAM size and the usage of the
SRAM. All user programs must initialize the SP in the reset routine (before subroutines
or interrupts are executed). The Stack Pointer SP is read/write accessible in the I/O
space. The data SRAM can easily be accessed through the five different addressing
modes supported in the AVR architecture.
The memory spaces in the AVR architecture are all linear and regular memory maps.
A flexible interrupt module has its control registers in the I/O space with an additional
global interrupt enable bit in the Status Register. All interrupts have a separate interrupt
vector in the interrupt vector table. The interrupts have priority in accordance with their
interrupt vector position. The lower the interrupt vector address, the higher the priority.
The I/O memory space contains 64 addresses for CPU peripheral functions as Control
Registers, SPI, and other I/O functions. The I/O Memory can be accessed directly, or as
the Data Space locations following those of the Register File, $20 - $5F.
ALU – Arithmetic Logic
Unit
The high-performance AVR ALU operates in direct connection with all the 32 general
purpose working registers. Within a single clock cycle, arithmetic operations between
general purpose registers or between a register and an immediate are executed. The
ALU operations are divided into three main categories – arithmetic, logical, and bit-functions.
Some implementations of the architecture also provide a powerful multiplier
supporting both signed/unsigned multiplication and fractional format. See the “Instruction
Set” section for a detailed description.
Status Register The Status Register contains information about the result of the most
recently executed
arithmetic instruction. This information can be used for altering program flow in order to
perform conditional operations. Note that the Status Register is updated after all ALU
operations, as specified in the Instruction Set Reference. This will in many cases
remove the need for using the dedicated compare instructions, resulting in faster and
more compact code.
The Status Register is not automatically stored when entering an interrupt routine and
restored when returning from an interrupt. This must be handled by software.
The AVR Status Register – SREG – is defined as:
Bit 7 6 5 4 3 2 1 0
I T H S V N Z C SREG
Read/Write R/W R/W R/W R/W R/W R/W R/W R/W
Initial Value 0 0 0 0 0 0 0 0
10 ATmega16(L)
2466N–AVR–10/06
• Bit 7 – I: Global Interrupt Enable
The Global Interrupt Enable bit must be set for the interrupts to be enabled. The individual
interrupt enable control is then performed in separate control registers. If the Global
Interrupt Enable Register is cleared, none of the interrupts are enabled independent of
the individual interrupt enable settings. The I-bit is cleared by hardware after an interrupt
has occurred, and is set by the RETI instruction to enable subsequent interrupts. The Ibit
can also be set and cleared by the application with the SEI and CLI instructions, as
described in the instruction set reference.
• Bit 6 – T: Bit Copy Storage
The Bit Copy instructions BLD (Bit LoaD) and BST (Bit STore) use the T-bit as source or
destination for the operated bit. A bit from a register in the Register File can be copied
into T by the BST instruction, and a bit in T can be copied into a bit in a register in the
Register File by the BLD instruction.
• Bit 5 – H: Half Carry Flag
The Half Carry Flag H indicates a Half Carry in some arithmetic operations. Half Carry is
useful in BCD arithmetic. See the “Instruction Set Description” for detailed information.
• Bit 4 – S: Sign Bit, S = N ⊕ V
The S-bit is always an exclusive or between the Negative Flag N and the Two’s Complement
Overflow Flag V. See the “Instruction Set Description” for detailed information.
• Bit 3 – V: Two’s Complement Overflow Flag
The Two’s Complement Overflow Flag V supports two’s complement arithmetics. See
the “Instruction Set Description” for detailed information.
• Bit 2 – N: Negative Flag
The Negative Flag N indicates a negative result in an arithmetic or logic operation. See
the “Instruction Set Description” for detailed information.
• Bit 1 – Z: Zero Flag
The Zero Flag Z indicates a zero result in an arithmetic or logic operation. See the
“Instruction Set Description” for detailed information.
• Bit 0 – C: Carry Flag
The Carry Flag C indicates a carry in an arithmetic or logic operation. See the “Instruction
Set Description” for detailed information.
11
ATmega16(L)
2466N–AVR–10/06
General Purpose
Register File
The Register File is optimized for the AVR Enhanced RISC instruction set. In order to
achieve the required performance and flexibility, the following input/output schemes are
supported by the Register File:
• One 8-bit output operand and one 8-bit result input
• Two 8-bit output operands and one 8-bit result input
• Two 8-bit output operands and one 16-bit result input
• One 16-bit output operand and one 16-bit result input
Figure 4 shows the structure of the 32 general purpose working registers in the CPU.
Figure 4. AVR CPU General Purpose Working Registers
Most of the instructions operating on the Register File have direct access to all registers,
and most of them are single cycle instructions.
As shown in Figure 4, each register is also assigned a data memory address, mapping
them directly into the first 32 locations of the user Data Space. Although not being physically
implemented as SRAM locations, this memory organization provides great
flexibility in access of the registers, as the X-, Y-, and Z-pointer Registers can be set to
index any register in the file.
7 0 Addr.
R0 $00
R1 $01
R2 $02
…
R13 $0D
General R14 $0E
Purpose R15 $0F
Working R16 $10
Registers R17 $11
…
R26 $1A X-register Low Byte
R27 $1B X-register High Byte
R28 $1C Y-register Low Byte
R29 $1D Y-register High Byte
R30 $1E Z-register Low Byte
R31 $1F Z-register High Byte
12 ATmega16(L)
2466N–AVR–10/06
The X-register, Y-register and
Z-register
The registers R26..R31 have some added functions to their general purpose usage.
These registers are 16-bit address pointers for indirect addressing of the Data Space.
The three indirect address registers X, Y, and Z are defined as described in Figure 5.
Figure 5. The X-, Y-, and Z-registers
In the different addressing modes these address registers have functions as fixed
displacement,
automatic increment, and automatic decrement (see the Instruction Set
Reference for details).
Stack Pointer The Stack is mainly used for storing temporary data, for storing local
variables and for
storing return addresses after interrupts and subroutine calls. The Stack Pointer Register
always points to the top of the Stack. Note that the Stack is implemented as growing
from higher memory locations to lower memory locations. This implies that a Stack
PUSH command decreases the Stack Pointer. If software reads the Program Counter
from the Stack after a call or an interrupt, unused bits (15:13) should be masked out.
The Stack Pointer points to the data SRAM Stack area where the Subroutine and Interrupt
Stacks are located. This Stack space in the data SRAM must be defined by the
program before any subroutine calls are executed or interrupts are enabled. The Stack
Pointer must be set to point above $60. The Stack Pointer is decremented by one when
data is pushed onto the Stack with the PUSH instruction, and it is decremented by two
when the return address is pushed onto the Stack with subroutine call or interrupt. The
Stack Pointer is incremented by one when data is popped from the Stack with the POP
instruction, and it is incremented by two when data is popped from the Stack with return
from subroutine RET or return from interrupt RETI.
The AVR Stack Pointer is implemented as two 8-bit registers in the I/O space. The number
of bits actually used is implementation dependent. Note that the data space in some
implementations of the AVR architecture is so small that only SPL is needed. In this
case, the SPH Register will not be present.
15 XH XL 0
X - register 7 07 0
R27 ($1B) R26 ($1A)
剩余29页未读,继续阅读
资源评论
黑色的迷迭香
- 粉丝: 705
- 资源: 4万+
上传资源 快速赚钱
- 我的内容管理 展开
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
最新资源
- 筷手引流工具.apk
- 论文(最终)_20240430235101.pdf
- 基于python编写的Keras深度学习框架开发,利用卷积神经网络CNN,快速识别图片并进行分类
- 最全空间计量实证方法(空间杜宾模型和检验以及结果解释文档).txt
- 5uonly.apk
- 蓝桥杯Python组的历年真题
- 2023-04-06-项目笔记 - 第一百十九阶段 - 4.4.2.117全局变量的作用域-117 -2024.04.30
- 2023-04-06-项目笔记 - 第一百十九阶段 - 4.4.2.117全局变量的作用域-117 -2024.04.30
- 前端开发技术实验报告:内含4四实验&实验报告
- Highlight Plus v20.0.1
资源上传下载、课程学习等过程中有任何疑问或建议,欢迎提出宝贵意见哦~我们会及时处理!
点击此处反馈
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功