ZYNQ7010实现ps_pl_bram驱动（SDK驱动）.zip资源-CSDN文库

共958个文件

h：148个

c：101个

sv：97个

版权申诉

87 浏览量 2023-03-21 10:38:05 上传评论收藏 55.31MB ZIP 举报

在本文中，我们将深入探讨如何在ZYNQ 7010 FPGA平台上实现PS-PL(BRAM)驱动，以及如何利用Xilinx Software Development Kit (SDK)来开发和管理这个驱动库。ZYNQ 7010是Xilinx公司的一款高度集成的系统级芯片(SoC)，它结合了ARM Cortex-A9处理器和可编程逻辑(PL)部分，为嵌入式应用提供了强大的处理能力和灵活性。理解PS-PL交互至关重要。PS（Processing System）指的是ARM处理器，而PL则是FPGA的可编程逻辑部分。BRAM（Block RAM）是一种内置在FPGA内部的高速存储资源，可以被PS和PL共同访问。在ZYNQ 7010中，通过AXI总线接口，PS可以与PL中的BRAM进行数据交换，这对于实时数据处理和存储非常有用。为了实现PS-PL_BRAM驱动，我们需要完成以下步骤： 1. **设计硬件接口**：在VHDL或Verilog中定义BRAM接口。这通常包括读写地址、数据输入/输出和控制信号（如读写使能）。这些接口将在PL部分实现，并通过AXI4-Lite或更复杂的AXI4接口连接到PS。 2. **创建IP核**：在Xilinx Vivado中，将BRAM控制器和接口逻辑封装成一个IP核。这确保了PS和PL之间的正确通信。 3. **配置系统工程**：在Vivado中，配置系统工程，将IP核和其他必要的组件（如时钟管理器）集成到设计中。然后，生成比特流文件，这是配置FPGA的编程文件。 4. **导入到SDK**：将生成的比特流文件导入到SDK中，创建一个新的硬件平台。SDK会自动生成用于与PL通信的驱动模板。 5. **编写驱动程序**：在SDK中，我们需要编写和修改C/C++驱动程序来操作BRAM。这包括初始化函数、读写函数以及其他必要的控制函数。驱动程序通常会使用AXI Bus接口函数来与硬件交互。 6. **构建和调试**：使用SDK的集成开发环境(IDE)编译和链接驱动程序。可以使用内建的调试工具（如GDB）来调试代码，确保驱动程序正确地与硬件交互。 7. **运行示例代码**：项目中提到的“可直接编译运行”意味着已经提供了一个示例代码，可以用来测试驱动程序的功能。运行这个代码，验证BRAM的读写操作是否按预期工作。 8. **优化与性能调整**：根据实际需求，可能需要对驱动进行优化，例如减少访问延迟，提高数据吞吐量等。 ZYNQ 7010的PS-PL_BRAM驱动涉及到硬件设计、IP核创建、SDK驱动开发等多个环节。通过理解和实践这些步骤，开发者能够充分利用ZYNQ 7010的特性，实现高效的数据处理和存储解决方案。提供的项目代码将有助于快速理解和应用这些概念，从而加速开发进程。

资源推荐

资源详情

资源评论

收起资源包目录

ZYNQ 7010实现ps_pl_bram驱动（SDK驱动）.zip （958个子文件）

__synthesis_is_complete__ 0B

libxil.a 959KB

runme.bat 229B

bd_44e3.bd 121KB

system.bd 37KB

system_wrapper.bit 1.99MB

system_wrapper_bd.bmm 2KB

system.bmm 438B

bd_44e3.bxml 14KB

system.bxml 5KB

ps7_init.c 329KB

ps7_init_gpl.c 329KB

xadcps.c 54KB

xdmaps.c 52KB

xil_cache.c 46KB

xscugic.c 34KB

xdevcfg.c 29KB

xuartps_options.c 24KB

xuartps.c 22KB

xscugic_hw.c 21KB

xil_testmem.c 20KB

xbram_selftest.c 17KB

xil_misc_psreset_api.c 16KB

xuartps_intr.c 14KB

_profile_timer_hw.c 12KB

xil_printf.c 11KB

xil_exception.c 11KB

xil_testcache.c 10KB

xdevcfg_intr.c 9KB

xil_testio.c 8KB

xscutimer.c 8KB

xbram_intr.c 8KB

xadcps_intr.c 8KB

xpm_counter.c 8KB

xil_mmu.c 8KB

xscugic_intr.c 7KB

xscuwdt.c 6KB

vectors.c 6KB

xuartps_selftest.c 6KB

xuartps_hw.c 6KB

xil_sleeptimer.c 5KB

xl2cc_counter.c 5KB

xbram.c 5KB

xcoresightpsdcc.c 5KB

xplatform_info.c 5KB

xil_assert.c 5KB

xscutimer_selftest.c 5KB

profile_cg.c 5KB

xtime_l.c 4KB

xdevcfg_hw.c 4KB

xadcps_selftest.c 4KB

xscuwdt_selftest.c 4KB

xdmaps_hw.c 4KB

usleep.c 4KB

xscugic_selftest.c 4KB

xdevcfg_selftest.c 4KB

xscugic_sinit.c 4KB

xdmaps_selftest.c 4KB

xscutimer_sinit.c 3KB

xbram_sinit.c 3KB

xscuwdt_sinit.c 3KB

xadcps_sinit.c 3KB

xuartps_sinit.c 3KB

xil_io.c 3KB

xdevcfg_sinit.c 3KB

xdmaps_sinit.c 3KB

main.c 3KB

xil_sleepcommon.c 3KB

_profile_init.c 3KB

sleep.c 3KB

write.c 3KB

xil_mem.c 3KB

read.c 3KB

xbram_g.c 2KB

profile_hist.c 2KB

_sbrk.c 2KB

lseek.c 2KB

sbrk.c 2KB

pl_bram_rd_selftest.c 2KB

isatty.c 2KB

xscugic_g.c 2KB

_open.c 2KB

xuartps_g.c 2KB

open.c 2KB

xdmaps_g.c 2KB

kill.c 2KB

errno.c 2KB

xscutimer_g.c 2KB

fstat.c 2KB

xscuwdt_g.c 2KB

xadcps_g.c 2KB

xdevcfg_g.c 2KB

共 958 条

axi4stream_vip_axi4streampc.sv,systemverilog,xilinx_vip,E:/vivado2018/Vivado/2018.3/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv,incdir="$ref_dir/../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/70cf/hdl"incdir="$ref_dir/../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/979d/hdl/verilog"incdir="$ref_dir/../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/b2d0/hdl/verilog"incdir="../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/70cf/hdl"incdir="../../../../ps_pl_bram.srcs/sources_1/bd/system/ip/system_processing_system7_0_0"incdir="../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/979d/hdl/verilog"incdir="../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/b2d0/hdl/verilog" axi_vip_axi4pc.sv,systemverilog,xilinx_vip,E:/vivado2018/Vivado/2018.3/data/xilinx_vip/hdl/axi_vip_axi4pc.sv,incdir="$ref_dir/../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/70cf/hdl"incdir="$ref_dir/../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/979d/hdl/verilog"incdir="$ref_dir/../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/b2d0/hdl/verilog"incdir="../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/70cf/hdl"incdir="../../../../ps_pl_bram.srcs/sources_1/bd/system/ip/system_processing_system7_0_0"incdir="../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/979d/hdl/verilog"incdir="../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/b2d0/hdl/verilog" xil_common_vip_pkg.sv,systemverilog,xilinx_vip,E:/vivado2018/Vivado/2018.3/data/xilinx_vip/hdl/xil_common_vip_pkg.sv,incdir="$ref_dir/../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/70cf/hdl"incdir="$ref_dir/../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/979d/hdl/verilog"incdir="$ref_dir/../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/b2d0/hdl/verilog"incdir="../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/70cf/hdl"incdir="../../../../ps_pl_bram.srcs/sources_1/bd/system/ip/system_processing_system7_0_0"incdir="../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/979d/hdl/verilog"incdir="../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/b2d0/hdl/verilog" axi4stream_vip_pkg.sv,systemverilog,xilinx_vip,E:/vivado2018/Vivado/2018.3/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv,incdir="$ref_dir/../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/70cf/hdl"incdir="$ref_dir/../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/979d/hdl/verilog"incdir="$ref_dir/../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/b2d0/hdl/verilog"incdir="../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/70cf/hdl"incdir="../../../../ps_pl_bram.srcs/sources_1/bd/system/ip/system_processing_system7_0_0"incdir="../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/979d/hdl/verilog"incdir="../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/b2d0/hdl/verilog" axi_vip_pkg.sv,systemverilog,xilinx_vip,E:/vivado2018/Vivado/2018.3/data/xilinx_vip/hdl/axi_vip_pkg.sv,incdir="$ref_dir/../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/70cf/hdl"incdir="$ref_dir/../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/979d/hdl/verilog"incdir="$ref_dir/../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/b2d0/hdl/verilog"incdir="../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/70cf/hdl"incdir="../../../../ps_pl_bram.srcs/sources_1/bd/system/ip/system_processing_system7_0_0"incdir="../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/979d/hdl/verilog"incdir="../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/b2d0/hdl/verilog" axi4stream_vip_if.sv,systemverilog,xilinx_vip,E:/vivado2018/Vivado/2018.3/data/xilinx_vip/hdl/axi4stream_vip_if.sv,incdir="$ref_dir/../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/70cf/hdl"incdir="$ref_dir/../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/979d/hdl/verilog"incdir="$ref_dir/../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/b2d0/hdl/verilog"incdir="../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/70cf/hdl"incdir="../../../../ps_pl_bram.srcs/sources_1/bd/system/ip/system_processing_system7_0_0"incdir="../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/979d/hdl/verilog"incdir="../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/b2d0/hdl/verilog" axi_vip_if.sv,systemverilog,xilinx_vip,E:/vivado2018/Vivado/2018.3/data/xilinx_vip/hdl/axi_vip_if.sv,incdir="$ref_dir/../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/70cf/hdl"incdir="$ref_dir/../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/979d/hdl/verilog"incdir="$ref_dir/../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/b2d0/hdl/verilog"incdir="../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/70cf/hdl"incdir="../../../../ps_pl_bram.srcs/sources_1/bd/system/ip/system_processing_system7_0_0"incdir="../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/979d/hdl/verilog"incdir="../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/b2d0/hdl/verilog" clk_vip_if.sv,systemverilog,xilinx_vip,E:/vivado2018/Vivado/2018.3/data/xilinx_vip/hdl/clk_vip_if.sv,incdir="$ref_dir/../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/70cf/hdl"incdir="$ref_dir/../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/979d/hdl/verilog"incdir="$ref_dir/../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/b2d0/hdl/verilog"incdir="../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/70cf/hdl"incdir="../../../../ps_pl_bram.srcs/sources_1/bd/system/ip/system_processing_system7_0_0"incdir="../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/979d/hdl/verilog"incdir="../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/b2d0/hdl/verilog" rst_vip_if.sv,systemverilog,xilinx_vip,E:/vivado2018/Vivado/2018.3/data/xilinx_vip/hdl/rst_vip_if.sv,incdir="$ref_dir/../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/70cf/hdl"incdir="$ref_dir/../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/979d/hdl/verilog"incdir="$ref_dir/../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/b2d0/hdl/verilog"incdir="../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/70cf/hdl"incdir="../../../../ps_pl_bram.srcs/sources_1/bd/system/ip/system_processing_system7_0_0"incdir="../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/979d/hdl/verilog"incdir="../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/b2d0/hdl/verilog" xpm_cdc.sv,systemverilog,xil_defaultlib,E:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="$ref_dir/../../../../ps_pl_bram.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ps_pl_bram.srcs/sources_1/bd

评论收藏

内容反馈

版权申诉