没有合适的资源?快使用搜索试试~ 我知道了~
FT2232芯片说明(usb转JTAG)
4星 · 超过85%的资源 需积分: 45 199 下载量 44 浏览量
2012-01-05
21:56:09
上传
评论 6
收藏 934KB PDF 举报
温馨提示
试读
51页
FT2232L Dual USB UART / FIFO I.C FT2232详细说明,开发JTAG和usb转ttl很有帮助。
资源推荐
资源详情
资源评论
DS2232L Version 1.4 © Future Technology Devices International Ltd. 2005 Page 1 of 51
FT2232L Dual USB UART / FIFO I.C.
The FT2232L is the lead free version of FTDI’s 3
rd
generation USB UART / FIFO I.C. family. This device features two
Multi-Purpose UART / FIFO controllers which can be configured individually in several different modes. As well as a
UART interface, FIFO interface and Bit-Bang IO modes of the 2
nd
generation FT232BM and FT245BM devices, the
FT2232L offers a variety of additional new modes of operation, including a Multi-Protocol Synchronous Serial Engine
interface which is designed specifically for synchronous serial protocols such as JTAG and SPI bus.
HARDWARE FEATURES
• Single Chip USB Dual Channel Serial / Parallel
Ports with a variety of configurations
• Entire USB protocol handled on the chip...no USB-
specific firmware programming required
• FT232BM-style UART interface option with full
Handshaking & Modem interface signals
• UART Interface supports 7 / 8 bit data, 1 / 2 stop
bits, and Odd / Even / Mark / Space / No Parity
• Transfer Data Rate 300 to 1 Mega Baud (RS232)
• Transfer Data Rate 300 to 3 Mega Baud (TTL and
RS422 / RS485)
• Auto Transmit Enable control for RS485 serial
applications using TXDEN pin
• FT245BM-style FIFO interface option with bi-
directional data bus and simple 4 wire handshake
interface
• Transfer Data Rate up to 1 MegaByte / Second
• Enhanced Bit-Bang Mode interface option
• New Synchronous Bit-Bang Mode interface option
• New Multi-Protocol Synchronous Serial Engine
(MPSSE) interface option
• New MCU Host Bus Emulation Mode option
• New Fast Opto-Isolated Serial Interface Mode
option
• Interface mode and USB Description strings
configurable in external EEPROM
• EEPROM Configurable on board via USB
• Support for USB Suspend and Resume conditions
via PWREN#, and SI / WU pins
• Support for bus powered, self powered, and high-
power bus powered USB configurations
• Integrated Power-On-Reset circuit, with optional
Reset input and Reset Output pins
• 5V and 3.3V logic IO Interfacing with independent
level conversion on each channel
• Integrated 3.3V LDO Regulator for USB IO
• Integrated 6MHz – 48Mhz clock multiplier PLL
• USB Bulk or Isochronous data transfer modes
• 4.35V to 5.25V single supply operating voltage
range
• UHCI / OHCI / EHCI host controller compatible
• USB 2.0 Full Speed (12 Mbits / Second)
compatible
• Compact 48-LD Lead Free LQFP package
VIRTUAL COM PORT (VCP) DRIVERS for
• Windows 98 / 98 SE / 2000 / ME / XP
• Linux 2.40 and greater
• Windows CE
• MAC OS-8 and OS-9**
• MAC OS-X
D2XX (USB Direct Drivers + DLL S/W Interface)
• Windows 98 / 98 SE / 2000 / ME / XP
• Linux 2.4 and Greater
APPLICATION AREAS
• USB Dual Port RS232 Converters
• USB Dual Port RS422 / RS485 Converters
• Upgrading Legacy Peripheral Designs to USB
• USB Instrumentation
• USB JTAG Programming
• USB to SPI Bus Interfaces
• USB Industrial Control
• Field Upgradable USB Products
• Galvanically Isolated Products with USB Interface
[ ** = In planning or under development ]
1.1 Features Summary
1.0 Introduction
DS2232L Version 1.4 © Future Technology Devices International Ltd. 2005 Page 2 of 51
FT2232L Dual USB UART / FIFO I.C.
1.2 General Description
The FT2232L is a USB interface which incorporates the functionallity of two of FTDI’s second generation BM chips
into a single device. A single downstream USB port is converted to two IO channels which can each be individually
configured as a FT232BM-style UART interface, or a FT245BM-style FIFO interface, without the need to add a
USB hub. There are also several new special modes which are either enabled in the external EEPROM, or by using
driver commands. These include Synchronous Bit-Bang Mode, a CPU-Style FIFO Interface Mode, a Multi-Protocol
Synchronous Serial Engine Interface Mode, MCU Host Bus Emulation Mode, and Fast Opto-Isolated Serial Interface
Mode. In addition a new high drive level option means that the device UART / FIFO IO pins will drive out at around
three times the normal power level, meaning that the bus can be shared by several devices. Classic BM-style
Asynchronous Bit-Bang Mode is also supported, but has been enhanced to give the user access to the device’s
internal RD# and WR# strobes.
FTDI provide a royalty free Virtual Com Port (V.C.P) driver that makes the peripheral ports look like a standard COM
port to the PC. Most existing software applications should be able interface with the Virtual Com Port simply by
reconfiguring them to use the new ports created by the driver. Using the VCP drivers an application programmer would
communicate with the device in exactly the same way as they would a regular PC COM port - using the Windows
VCOMM API calls or a COM port library. The FT2232L driver also incorporates the functions defined for FTDI’s D2XX
drivers, allowing applications programmers to interface software directly to the device using a Windows DLL. Details of
the driver and the programming interface can be found on FTDI’s website at www.ftdichip.com.
DS2232L Version 1.4 © Future Technology Devices International Ltd. 2005 Page 3 of 51
FT2232L Dual USB UART / FIFO I.C.
• Two Individually Configurable IO Channels
Each of the FT2232L’s Channels (A and B) can be
individually configured as a FT232BM-style UART
interface, or as a FT245BM-style FIFO interface. In
addition these channel can be configured in a number
of special IO modes.
• Integrated Power-On-Reset (POR) circuit
The device incorporates an internal POR function.
A RESET# pin is available to allow external logic to
reset the device where required, however for most
applications this pin can simply be hardwired to Vcc.
A RSTOUT# pin is provided in order to allow the new
POR circuit to provide a stable reset to external MCU
and other devices.
• Integrated RCCLK circuit
Used to ensure that the oscillator and clock multiplier
PLL frequency are stable prior to USB enumeration.
• Integrated level converter on UART / FIFO
interface and control signals
Each channel of the FT2232L has its own
independent VCCIO pin that can be supplied by
between 3V to 5V. This allows each channel’s output
voltage drive level to be individually configured. Thus
allowing, for example 3.3V logic to be interfaced
to the device without the need for external level
converter I.C.’s.
• Improved power management control for high-
power USB Bus Powered devices
The PWREN# pin will become active when the
device is enumerated by USB, and be deactivated
when the device is in USB suspend. This can be
used to directly drive a transistor or P-Channel
MOSFET in applications where power switching
of external circuitry is required. The BM pull down
enable feature (configured in the external EEPROM)
is also retained. This will make the device gently
pull down on the FIFO / UART IO lines when the
power is shut off (PWREN# is high). In this mode any
residual voltage on external circuitry is bled to GND
when power is removed, thus ensuring that external
circuitry controlled by PWREN# resets reliably when
power is restored.
• Support for Isochronous USB Transfers
Whilst USB Bulk transfer is usually the best choice
for data transfer, the scheduling time of the data is
not guaranteed. For applications where scheduling
latency takes priority over data integrity such as
transferring audio and low bandwidth video data,
the FT2232L offers the option of USB Isochronous
transfer via configuration of bit in the EEPROM.
• Send Immediate / Wake Up Signal Pin on each
channel
There is a Send Immediate / Wake Up (SI/WU) signal
pins on each of the chips channels. These combine
two functions on one pin. If USB is in suspend mode
(and remote wakeup is enabled in the EEPROM),
strobing this pin low will cause the device to request
a resume from suspend (WakeUp) on the USB Bus.
Normally, this can be used to wake up the Host PC.
During normal operation, if this pin is strobed low
any data in the device RX buffer will be sent out over
USB on the next Bulk-IN request from the drivers
regardless of the packet size. This can be used to
optimise USB transfer speed for some applications.
• Low suspend current
The suspend current of the FT2232L is typically
under 100 μA (excluding the 1.5K pull up resistor on
USBDP) in USB suspend mode. This allows greater
margin for peripherals to meet the USB Suspend
current limit of 500uA.
The FT2232L incorporates all of the enhancements introduced for the second generation FT232BM and FT245BM
chips. These are summarised as follows :-
2.0 Features and Enhancements
DS2232L Version 1.4 © Future Technology Devices International Ltd. 2005 Page 4 of 51
FT2232L Dual USB UART / FIFO I.C.
• Programmable Receive Buffer Timeout
The TX buffer timeout is programmable over USB in
1ms increments from 1ms to 255ms, thus allowing
the device to be better optimised for protocols
requiring faster response times from short data
packets.
• Relaxed VCC Decoupling
The improved level of Vcc decoupling that was
incorporated into BM devices has also been
implemented in the FT2232L device.
• Baud Rate Pre-Scaler Divisors
The FT2232L (UART mode) baud rate pre-scaler
supports division by (n+0), (n+0.125), (n+0.25),
(n+0.375), (n+0.5), (n+0.625), (n+0.75) and (n+0.875)
where n is an integer between 2 and 16,384 (2
14
).
• Extended EEPROM Support
The FT2232L supports 93C46 (64 x 16 bit), 93C56
(128 x 16 bit), and 93C66 (256 x 16 bit) EEPROMs.
The extra space is not used by the device, however
it is available for use by other external MCU / logic
whilst the FT2232L is being held in reset. There is
now an adiitional 64 words of space available (128
bytes total) in the user area when a 93C56 or 93C66
is used.
• USB 2.0 (full speed option)
An EEPROM based option allows the FT2232L to
return a USB 2.0 device descriptor as opposed to
USB 1.1. Note : The device would be a USB 2.0 Full
Speed device (12Mb/s) as opposed to a USB 2.0
High Speed device (480Mb/s).
DS2232L Version 1.4 © Future Technology Devices International Ltd. 2005 Page 5 of 51
FT2232L Dual USB UART / FIFO I.C.
• Enhanced Asynchronous Bit-Bang Interface
The FT2232L supports FTDI’s BM chip Bit Bang
mode. In Bit Bang mode, the eight FIFO data lines
can be switched between FIFO interface mode
and an 8-bit Parallel IO port. Data packets can be
sent to the device and they will be sequentially sent
to the interface at a rate controlled by an internal
timer (equivalent to the baud rate prescaler). With
the FT2232L device this mode has been enhanced
so that the internal RD# and WR# strobes are now
brought out of the device which can be used to allow
external logic to be clocked by accesses to the Bit-
Bang IO bus.
• Synchronous Bit-Bang Interface
Synchronous Bit-Bang Mode differs from
Asynchronous Bit-Bang mode in that the device
is only read when it is written to. Thus making it
easier for the controlling program to measure the
response to an output stimulus as the data returned
is synchronous to the output data.
• High Output Drive Level Capabillity
The IO interface pins can be made to drive out at
three times the standard drive level thus allowing
multiple devices, or devices that require a greater
drive strength to be interfaced to the FT2232L. This
option is configured in the external EEPROM, ad can
be set individually for each channel.
• Multi-Protocol Synchronous Serial Engine
Interface (M.P.S.S.E.)
The Multi-Protocol Synchronous Serial Engine
(MPSSE) interface is a new option designed to
interface efficiently with synchronous serial protocols
such as JTAG and SPI Bus. It is very flexible in that it
can be configured for different industry standards, or
proprietary bus protocols. For instance, it is possible
to connect one of the FT2232L’s channels to an
SRAM configurable FPGA as supplied by vendors
such as Altera and Xilinx. The FPGA device would
normally be un-configured (i.e. have no defined
function) at power-up. Application software on the PC
could use the MPSSE to download configuration data
to the FPGA over USB. This data would define the
hardware’s function on power up. The other FT2232
channel would be available for other devices.
This approach would allow a customer to create a
“generic” USB peripheral, who’s hardware function
can be defined under control of the application
software. The FPGA based hardware could be easily
upgraded or totally changed simply by changing the
FPGA configuration data file. (See FTDI’s MORPH-
IC development module for a practicle example,
www.morph-ic.com)
• MCU Host Bus Emulation
This new mode combines the ‘A’ and ‘B’ bus interface
to make the FT2232L interface emulate a standard
8048 / 8051 style MCU bus. This allows peripheral
devices for these MCU families to be directly
attached to the FT2232L with IO being performed
over USB with the help of MPSSE interface
technology.
• Fast Opto-Isolated Serial Interface
A new proprietary FTDI protocol is designed to
allow galvanically isolated devices to communicate
sychronously with the FT2232L using just 4 signal
wires (over two dual opto-isolators), and two power
lines. The peripheral circuitry controls the data
transfer rate in both directions, whilst maintaining
full data integrity. Maximum USB full speed data
rates can be acheived. Both ‘A’ and ‘B’ channels
can communicate over the same 4 wire interface if
desired.
In addition to the BM chip features, the FT2232L incorporates the following new features and interface modes :-
剩余50页未读,继续阅读
liyan0122
- 粉丝: 0
- 资源: 4
上传资源 快速赚钱
- 我的内容管理 展开
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功
- 1
- 2
- 3
前往页