zedboardvivado教学资源-CSDN文库

5星 · 超过95%的资源需积分: 12 180 浏览量 2016-08-22 09:47:31 上传评论收藏 2.75MB PDF 举报

zedboard和vivado是两个紧密相关的IT专业术语，尤其在嵌入式系统设计和FPGA（现场可编程门阵列）开发领域中占据重要位置。本文将从zedboard的介绍、vivado软件工具的特点，以及如何基于vivado对zedboard进行开发教学等方面进行详细的介绍。 ZedBoard是Xilinx公司推出的一款基于Zynq-7000 All Programmable SoC（可编程片上系统）的开发板。Zynq-7000系列是Xilinx推出的结合了ARM处理器核心和FPGA逻辑单元的新型器件，旨在为嵌入式应用提供高性能、高灵活性的解决方案。ZedBoard作为Zynq-7000系列的开发平台，它不仅具备了强大的处理能力和灵活的逻辑资源，同时也为开发者提供了丰富的接口和扩展性，例如高速USB、千兆以太网、HDMI等多种外设接口。 Vivado设计套件是Xilinx推出的下一代设计工具，它适用于Xilinx 7系列、UltraScale及以上的FPGA和SOC的开发。Vivado替代了先前广受欢迎的ISE设计套件，引入了多种创新设计流程，包括系统级的设计、IP集成、高层次综合（HLS）、以及基于HDL的仿真和综合。Vivado特别强调了设计的时序性能和系统级的优化，提供了可视化的布局布线，以及与Xilinx IP核、第三方IP核的高度集成能力。 Vivado软件还提供了友好的用户界面，方便用户完成设计、仿真、综合、实现、调试等开发流程。同时，它也支持高层次的硬件描述语言，如C/C++，可以通过高层次综合工具直接将高级语言的代码转换为硬件描述，从而加速开发进程。 ZedBoard和Vivado的结合为开发者提供了一套完整的设计、仿真和调试环境。从零开始的zedboard vivado教学会从基础的概念开始，包括Zynq-7000架构的基本介绍，Vivado设计流程的初步了解，逐步深入到zedboard平台的配置、调试，以及如何在zedboard上运行自定义的设计。在进行zedboard vivado教学时，通常会涵盖以下几个方面： 1. Zynq-7000架构概念：介绍Zynq的PS（Processing System）与PL（Programmable Logic）的结合方式，以及如何利用它们各自的特性完成不同的任务。 2. ZedBoard平台介绍：介绍ZedBoard上的各种外设接口、扩展槽和基本特性。 3. Vivado设计流程：学习如何使用Vivado软件进行项目设置、代码编写、仿真、综合、布局布线、以及最终生成比特流的过程。 4. 系统集成与调试：教学如何将Vivado设计与ZedBoard硬件平台集成，并使用Vivado工具进行系统调试和性能分析。 5. 实践操作：通过一系列的实验和项目，帮助用户将所学知识应用到实践中，比如如何在ZedBoard上实现一个简单的FPGA加速器、如何设计一个音频处理单元等。教学过程中，也会强调对于Vivado版本的依赖性，例如Vivado 2014.2是文档中提到的特定版本。随着技术发展，Xilinx也会发布新的Vivado版本，每个版本可能会增加新的功能、改进用户界面、或者对原有的工作流程有所调整。因此，在实际的教学过程中，需要关注对应Vivado版本的具体使用方法。另外，值得注意的是，Xilinx的版权声明中提到，提供的所有资料都是“AS IS”和存在可能的错误，Xilinx不保证这些资料中没有错误，也不承担任何由于使用这些资料导致的损失或损害的责任。这要求开发者在使用zedboard和vivado进行项目开发时，要独立思考，对所有的设计和代码进行充分的测试，以确保其可靠性。通过以上的知识点介绍，我们可以看出，zedboard vivado教学涉及到的概念和工具非常丰富，并且由于技术和市场不断进步，持续的自我学习和技能更新也是必须的。对于嵌入式系统和FPGA开发领域的专业人士，掌握这些知识点是进行高效率项目开发的关键。

资源推荐

资源详情

资源评论

ZedBoard: Zynq-7000

AP SoC Concepts,

Tools, and Techniques

A Hands-On Guide to

Effective Embedded System

Design

ZedBoard (Vivado 2014.2)

Notice of Disclaimer

The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Xilinx

products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all

faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING

BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR

PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory

of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials

(including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or

damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action

brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the

possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of

updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the

Materials without prior written consent. Certain products are subject to the terms and conditions of the Limited

Warranties which can be viewed at http://www.xilinx.com/warranty.htm

; IP cores may be subject to warranty and

support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-

safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx

products in Critical Applications:

http://www.xilinx.com/warranty.htm#critapps.

Page 1 Zynq ZedBoard Concepts, Tools, and Techniques 9/3/2014

Table of Contents

Chapter 1 Introduction ............................................................................................................. 6

1.1 About this guide .............................................................................................................. 6

1.1.1 Take a Test Drive! ................................................................................... 7

1.1.2 Additional Documentation ...................................................................................... 8

1.2 How the Zynq AP SoC and Xilinx software simplify embedded processor design ........ 8

1.3 What you need to set up before starting ........................................................................ 10

1.3.1 Software Installation Requirements: ..................................................................... 10

1.3.2 Hardware Requirements for this Guide ................................................................. 11

Chapter 2 Embedded system design using the Zynq Processing System ............................... 12

2.1 Embedded System Construction .................................................................................... 14

2.1.1 Take a Test Drive! Creating a new embedded project with a Zynq

Processing System ................................................................................................................ 14

2.1.2 Take a Test Drive! Running the “Hello World” Application ................. 25

2.1.3 Additional Information .......................................................................................... 32

Chapter 3 Embedded system design using the Zynq Processing System and Programmable

Logic 33

3.1 Adding soft IP in the PL to interface with the Zynq PS ................................................ 33

3.1.1 Take a Test Drive! Check functionality of IP instantiated in the PL ...... 35

3.1.2 Take a Test Drive! Working with SDK .................................................. 41

Chapter 4 Debugging with SDK and Vivado Logic Analyzer ............................................... 43

4.1 Take a Test Drive! Debugging with software using the SDK ....................... 43

4.2 Take a Test Drive! Debugging hardware using the Vivado Logic Analyzer tool

Chapter 5 Booting Linux and application debugging using SDK .......................................... 52

5.1 Requirements ................................................................................................................. 52

5.2 Booting Linux on a ZedBoard ....................................................................................... 53

5.2.1 Boot Methods ........................................................................................................ 53

5.2.2 Booting Linux from JTAG .................................................................................... 54

5.2.3 Take a Test Drive! Booting Linux in JTAG mode ................................. 54

5.2.4 Booting Linux from QSPI Flash ............................................................................ 57

5.2.5 Take a Test Drive! Booting Linux from QSPI Flash .............................. 57

5.2.6 Booting Linux from the SD card ........................................................................... 62

5.2.7 Take a Test Drive! Booting Linux from the SD card ............................. 62

5.3 Hello World example .................................................................................................... 63

5.3.1 Take a Test Drive! Running a “Hello World” application ...................... 63

5.4 Controlling LEDs and switches in Linux example ....................................................... 68

5.4.1 Take a Test Drive! Controlling LEDs and switches in a Linux

application............................................................................................................................. 68

Chapter 6 Further “How-to’s” and examples .............................................................................. 81

Appendix A ................................................................................................................................... 82

Page 3 Zynq ZedBoard Concepts, Tools, and Techniques 9/3/2014

Table of Figures

Figure 1-1: The ZedBoard Zynq Evaluation and Development Kit ................................... 6

Figure 2-1: Vivado Design Flow for Zynq ....................................................................... 12

Figure 2-2: New Project Wizard Part Selection ................................................................ 16

Figure 2-3: The Vivado GUI............................................................................................. 17

Figure 2-4: Blank Block Diagram view ............................................................................ 18

Figure 2-5: IP Catalog ....................................................................................................... 18

Figure 2-6: Processing System Block in the Block Diagram view ................................... 19

Figure 2-7: Processing System Re-customize IP view ..................................................... 20

Figure 2-8: Processing System 7....................................................................................... 21

Figure 2-9: Sources pane showing the system.bd file....................................................... 22

Figure 2-10: The SDK GUI ............................................................................................. 23

Figure 2-11: Address Map in SDK System.hdf Tab ......................................................... 24

Figure 2-12: ZedBoard Power switch and Jumper settings ........................................ 26

Figure 2-13: Serial Terminal Settings ............................................................................... 27

Figure 2-14: New Application Project Wizard ................................................................. 29

Figure 2-15: Hello World from Available Templates....................................................... 30

Figure 2-16: Successful Build ........................................................................................... 31

Figure 2-17: "Hello World" on the Serial Terminal ......................................................... 32

Figure 3-1: System Design Overview ............................................................................... 34

Figure 3-2: Connecting ports on two IP blocks ................................................................ 36

Figure 3-3: Completed Port Connections ......................................................................... 37

Figure 3-4: Assigned peripheral memory addresses ......................................................... 38

Figure 3-5: Adding a constraints file ................................................................................ 39

Figure 3-6: Constraints file added into project ................................................................. 39

Figure 3-7: Run Configurations menu with the Program FPGA operation checked ........ 42

Figure 3-8: Terminal showing application output ............................................................ 43

Figure 4-1: Debug Perspective Suspended ....................................................................... 44

Figure 4-2: Synthesis is up-to-date ................................................................................... 47

Figure 4-3: Open New Hardware Target screen ............................................................... 48

Figure 4-4: Identified devices in Hardware Manager ....................................................... 49

Figure 4-5: Debug Probes available for the waveform view ............................................ 50

Figure 4-6: Captured waveforms from the triggered run .................................................. 50

Figure 5-1: Linux Boot Process on the ZedBoard ............................................................ 53

Figure 5-2: Jumper Settings to boot in JTAG mode ......................................................... 55

Figure 5-3: Creating a Zynq QSPI Boot Image ................................................................ 59

Figure 5-4: Jumper Settings to boot in JTAG mode ......................................................... 60

Figure 5-5: QSPI programming interface ......................................................................... 61

Figure 5-6: Jumper Settings to boot in QSPI mode .......................................................... 61

Figure 5-7: Serial Terminal Window showing Linux Booting ......................................... 62

Figure 5-8: Jumper Settings to boot from SD Card .......................................................... 62

Figure 5-9: Application Project ........................................................................................ 64

Figure 5-10: Add An Empty Application ......................................................................... 65

Figure 5-11: Serial Terminal Window showing Linux Booting ....................................... 66

Figure 5-12: Serial Terminal Window showing Linux Booting ....................................... 67

Page 4 Zynq ZedBoard Concepts, Tools, and Techniques 9/3/2014

剩余88页未读，继续阅读

评论收藏

内容反馈

52phn

2016-10-13

有用啊！！！！！

lihaoliangxiao6

粉丝: 0
资源: 1

zedboard vivado教学

vivado+zedboard入门实例

vivado-boards-master_Zynq_ZedBoard_Vivado_vivadoboard_zynq_

Zedboard+Vivado2015.2中基于SOC的流水灯项目

vivado+zedboard入门教程

vivado及zedboard教程.rar

vivado+zedboard教程及源文件

vivado+zedboard之audio驱动

zedboard-zyng-vivado入门实例（流水灯）

Zedboard HDMI官方显示例程(适用于Vivado2018.2)

vivado+zedboard之OLED驱动

mem_wr.rar_mem pa_ps_vivado_zedboard_zynq

zedboard_oled_util-master_oled_zedboard_zynq_

zedboard官方实例教程（英文）

vivado+zedboard入门实例lab56

vivado+zedboard入门实例lab41

使用vivado进行zedboard的OLED测试工程

vivado+zedboard之初跑流水灯教程（网上所有教程更正版）

vivado+zedboard之初跑流水灯（网上大部分教程修改版）

PWM_Analyzer_1.0_vivado_

ZedBoard学习手记

Zedboard-XAPP1078双核中文详细教程

zynq7000 zedboard资料

zedboard-zyng-vivado入门实例PL实现（流水灯）

vivado+zedboard之纯PL开发基本流程

vivado+zedboard之音频分析仪_SW

vivado zedboard hdmi 内存YUV直接显示程序

LED_Flow_fpga_Xilinx_zedboard_vivado_

ZedBoard_CTT

ds190-Zynq-7000-Overview.zip_zedboard_zedboard zynq-7000_zynq 70

最新资源