没有合适的资源?快使用搜索试试~ 我知道了~
温馨提示
An audio serial interface (ASI) provides a means to transfer non-buffered audio data between processors and/or audio converters. These data are typically encoded in PCM twos complement format, although other format variations may be possible to achieve companding for lower data rate transfers. Audio converters based on the delta-sigma (ΔΣ) architecture require an internal master clock that operates at a much faster rate than the target sample rate. Although there are several means to obtain this master clock, care must be taken to ensure that this clock does not drift with respect to the ASI. This report discusses several configurations that prevent such situations.
资源推荐
资源详情
资源评论
Application Report
SLAA469–September 2010
Audio Serial Interface Configurations for Audio Codecs
Jorge Arbona, Uttam Agarwal........................................................................... Audio Converter Products
ABSTRACT
An audio serial interface (ASI) provides a means to transfer non-buffered audio data between processors
and/or audio converters. These data are typically encoded in PCM twos complement format, although
other format variations may be possible to achieve companding for lower data rate transfers. Audio
converters based on the delta-sigma (ΔΣ) architecture require an internal master clock that operates at a
much faster rate than the target sample rate. Although there are several means to obtain this master
clock, care must be taken to ensure that this clock does not drift with respect to the ASI. This report
discusses several configurations that prevent such situations.
Contents
1 Introduction .................................................................................................................. 1
2 ASI Configurations .......................................................................................................... 2
List of Figures
1 Repeated Sample (Master Clock Slower than Ideal)................................................................... 2
2 ASI Slave Mode ............................................................................................................. 3
3 ASI Slave Mode (Independent Master Clock)........................................................................... 4
4 ASI Slave Mode (Generating Master Clock from BCLK) .............................................................. 4
5 ASI Master Mode ........................................................................................................... 5
1 Introduction
Each system has different requirements when it comes to interfacing to an audio codec ASI. The most
common configurations are the master and slave modes. When the audio codec ASI is configured in
master mode, its bit clock (BCLK) and word clock (WCLK) pins are output. In slave mode, BCLK and
WCLK are inputs to the codec ASI. This relationship might seem straightforward. However, care must be
taken when the ASI is configured in slave mode to ensure that the oversampled data that are decimated
always fall within the correct target rate time slot.
If a master clock is a free-running clock and it is fed to a converter, it will not be frequency-locked to the
frame clock (WCLK) of an independent ASI. Any deviation from the ideal will eventually result in a skipped
or repeated sample (assuming that the architecture repeats samples). For example, if a host processor
provides an ideal 48-kHz WCLK with respect to absolute time, its respective ideal master clock could be
exactly (128 ● WCLK) = 6.144 MHz. If a master clock from a non-ideal crystal is provided directly to the
converter modulator with a 0.001% error, this clock could result in 6.14393856 MHz. Eventually this slower
clock will result in a repeated sample out of the ASI bus. Of course, there is no such thing as an ideal
master or ASI clocks.
All trademarks are the property of their respective owners.
1
SLAA469–September 2010 Audio Serial Interface Configurations for Audio Codecs
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
资源评论
erleicsdn
- 粉丝: 1
- 资源: 5
上传资源 快速赚钱
- 我的内容管理 展开
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
最新资源
- Java毕设项目:基于spring+mybatis+maven+mysql实现的企业财务管理系统【含源码+数据库+开题报告+毕业论文+答辩PPT】
- Sigrity Power SI 仿真分析教程与实例分析.rar
- Java毕设项目:基于spring+mybatis+maven+mysql实现的海鲜自助餐厅管理系统【含源码+数据库+毕业论文】
- Java毕设项目:基于spring+mybatis+maven+mysql实现的端游账号销售管理系统分前后台【含源码+数据库+毕业论文】
- Emby Docker镜像-4.8.8版本
- Java毕设项目:基于spring+mybatis+maven+mysql实现的校园代购服务订单管理系统分前后台【含源码+数据库+毕业论文】
- MySQL Docker镜像-v9.0.0
- 金铲铲S13双城之战自动拿牌助手2.0
- postgres Docker镜像-v16.4
- zookeeper Docker镜像-v3.9.2
- nvdiffrast frpc-linux-amd64
- sonarqube Docker镜像-v9.9.5-developer
- 华为AP无线接入控制器学习资料
- 毕设238912734017234
- adminer Docker镜像-v4.8.1
- 恒温加热台外壳3d打印件
资源上传下载、课程学习等过程中有任何疑问或建议,欢迎提出宝贵意见哦~我们会及时处理!
点击此处反馈
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功