没有合适的资源?快使用搜索试试~ 我知道了~
温馨提示
The W25Q64FV (64M-bit) Serial Flash memory provides a storage solution for systems with limited space, pins and power. The 25Q series offers flexibility and performance well beyond ordinary Serial Flash devices. They are ideal for code shadowing to RAM, executing code directly from Dual/Quad SPI (XIP) and storing voice, text and data. The device operates on a single 2.7V to 3.6V power supply with current consumption as low as 4mA active and 1μA for power-down. All devices are offered in space-saving packages
资源推荐
资源详情
资源评论
W25Q64FV
Publication Release Date:October 07, 2013
- 1 - Revision L
3V 64M-BIT
SERIAL FLASH MEMORY WITH
DUAL/QUAD SPI & QPI
W25Q64FV
- 2 -
Table of Contents
1. GENERAL DESCRIPTION ............................................................................................................... 5
2. FEATURES ....................................................................................................................................... 5
3. PACKAGE TYPES AND PIN CONFIGURATIONS .......................................................................... 6
3.1 Pin Configuration SOIC / VSOP 208-mil .............................................................................. 6
3.2 Pad Configuration WSON 6x5-mm / 8X6-mm ...................................................................... 6
3.3 Pin Configuration PDIP 300-mil ............................................................................................ 7
3.4 Pin Description SOIC/VSOP 208-mil, WSON 6x5/8x6-mm and PDIP 300-mil .................... 7
3.5 Pin Configuration SOIC 300-mil ........................................................................................... 8
3.6 Pin Description SOIC 300-mil ............................................................................................... 8
3.7 Ball Configuration TFBGA 8x6-mm (5x5 or 6x4 Ball Array) ................................................. 9
3.8 Ball Description TFBGA 8x6-mm ......................................................................................... 9
3.9 Pin Descriptions.................................................................................................................. 10
3.10 Chip Select (/CS) ................................................................................................................ 10
3.11 Serial Data Input, Output and IOs (DI, DO and IO0, IO1, IO2, IO3) .................................. 10
3.12 Write Protect (/WP)............................................................................................................. 10
3.13 HOLD (/HOLD) ................................................................................................................... 10
3.14 Serial Clock (CLK) .............................................................................................................. 10
4. BLOCK DIAGRAM .......................................................................................................................... 11
5. FUNCTIONAL DESCRIPTIONS ..................................................................................................... 12
5.1 SPI/QPI OPERATIONS ...................................................................................................... 12
5.1.1 Standard SPI Instructions ..................................................................................................... 12
5.1.2 Dual SPI Instructions ............................................................................................................ 12
5.1.3 Quad SPI Instructions .......................................................................................................... 13
5.1.4 QPI Instructions .................................................................................................................... 13
5.1.5 Hold Function ....................................................................................................................... 13
5.2 WRITE PROTECTION ....................................................................................................... 14
5.2.1 Write Protect Features ......................................................................................................... 14
6. STATUS REGISTERS AND INSTRUCTIONS ............................................................................... 15
6.1 STATUS REGISTERS........................................................................................................ 15
6.1.1 BUSY ................................................................................................................................... 15
6.1.2 Write Enable Latch (WEL) .................................................................................................... 15
6.1.3 Block Protect Bits (BP2, BP1, BP0) ...................................................................................... 15
6.1.4 Top/Bottom Block Protect (TB) ............................................................................................. 15
6.1.5 Sector/Block Protect (SEC) .................................................................................................. 15
6.1.6 Complement Protect (CMP) ................................................................................................. 16
6.1.7 Status Register Protect (SRP1, SRP0) ................................................................................ 16
W25Q64FV
Publication Release Date: October 07, 2013
- 3 - Revision L
6.1.8 Erase/Program Suspend Status (SUS) ................................................................................ 16
6.1.9 Security Register Lock Bits (LB3, LB2, LB1) ........................................................................ 16
6.1.10 Quad Enable (QE) .............................................................................................................. 17
6.1.11 W25Q64FV Status Register Memory Protection (CMP = 0) ............................................... 18
6.1.12 W25Q64FV Status Register Memory Protection (CMP = 1) ............................................... 19
6.2 INSTRUCTIONS ................................................................................................................. 20
6.2.1 Manufacturer and Device Identification ................................................................................ 20
6.2.2 Instruction Set Table 1 (Standard SPI Instructions)
(1)
........................................................... 21
6.2.3 Instruction Set Table 2 (Dual SPI Instructions) ..................................................................... 22
6.2.4 Instruction Set Table 3 (Quad SPI Instructions) ................................................................... 22
6.2.5 Instruction Set Table 4 (QPI Instructions)
(14)
........................................................................ 23
6.2.6 Write Enable (06h) ............................................................................................................... 25
6.2.7 Write Enable for Volatile Status Register (50h) .................................................................... 25
6.2.8 Write Disable (04h) ............................................................................................................... 26
6.2.9 Read Status Register-1 (05h) and Read Status Register-2 (35h) ......................................... 26
6.2.10 Write Status Register (01h) ................................................................................................ 27
6.2.11 Read Data (03h) ................................................................................................................. 29
6.2.12 Fast Read (0Bh) ................................................................................................................. 30
6.2.13 Fast Read Dual Output (3Bh) ............................................................................................. 32
6.2.14 Fast Read Quad Output (6Bh) ............................................................................................ 33
6.2.15 Fast Read Dual I/O (BBh)................................................................................................... 34
6.2.16 Fast Read Quad I/O (EBh) ................................................................................................. 36
6.2.17 Word Read Quad I/O (E7h) ................................................................................................ 39
6.2.18 Octal Word Read Quad I/O (E3h) ....................................................................................... 41
6.2.19 Set Burst with Wrap (77h) .................................................................................................. 43
6.2.20 Page Program (02h) ........................................................................................................... 44
6.2.21 Quad Input Page Program (32h) ........................................................................................ 46
6.2.22 Sector Erase (20h) ............................................................................................................. 47
6.2.23 32KB Block Erase (52h) ..................................................................................................... 48
6.2.24 64KB Block Erase (D8h) ..................................................................................................... 49
6.2.25 Chip Erase (C7h / 60h) ....................................................................................................... 50
6.2.26 Erase / Program Suspend (75h) ......................................................................................... 51
6.2.27 Erase / Program Resume (7Ah) ......................................................................................... 53
6.2.28 Power-down (B9h) .............................................................................................................. 54
6.2.29 Release Power-down / Device ID (ABh) ............................................................................. 55
6.2.30 Read Manufacturer / Device ID (90h) ................................................................................. 57
6.2.31 Read Manufacturer / Device ID Dual I/O (92h) ................................................................... 58
6.2.32 Read Manufacturer / Device ID Quad I/O (94h) ................................................................. 59
6.2.33 Read Unique ID Number (4Bh) .......................................................................................... 60
6.2.34 Read JEDEC ID (9Fh) ........................................................................................................ 61
6.2.35 Read SFDP Register (5Ah) ................................................................................................ 62
W25Q64FV
- 4 -
6.2.36 Erase Security Registers (44h) ........................................................................................... 63
6.2.37 Program Security Registers (42h) ...................................................................................... 64
6.2.38 Read Security Registers (48h) ........................................................................................... 65
6.2.39 Set Read Parameters (C0h) ............................................................................................... 66
6.2.40 Burst Read with Wrap (0Ch) ............................................................................................... 67
6.2.41 Enable QPI (38h) ................................................................................................................ 68
6.2.42 Disable QPI (FFh) .............................................................................................................. 69
6.2.43 Enable Reset (66h) and Reset (99h) .................................................................................. 70
7. ELECTRICAL CHARACTERISTICS .............................................................................................. 71
7.1 Absolute Maximum Ratings
(1)(2)
...................................................................................... 71
7.2 Operating Ranges .............................................................................................................. 71
7.3 Power-up Power-down Timing and Requirements
(1)
........................................................ 72
7.4 DC Electrical Characteristics .............................................................................................. 73
7.5 AC Measurement Conditions
(1)
......................................................................................... 74
7.6 AC Electrical Characteristics .............................................................................................. 75
AC Electrical Characteristics (cont’d) ............................................................................................. 76
7.7 Serial Output Timing ........................................................................................................... 77
7.8 Serial Input Timing .............................................................................................................. 77
7.9 HOLD Timing ...................................................................................................................... 77
7.10 WP Timing .......................................................................................................................... 77
8. PACKAGE SPECIFICATION .......................................................................................................... 78
8.1 8-Pin SOIC 208-mil (Package Code SS) ........................................................................... 78
8.2 8-Pin VSOP 208-mil (Package Code ST) .......................................................................... 79
8.3 8-Pin PDIP 300-mil (Package Code DA) ............................................................................ 80
8.4 8-Pad WSON 6x5-mm (Package Code ZP) ....................................................................... 81
8.5 8-Pad WSON 8x6-mm (Package Code ZE) ....................................................................... 82
8.6 16-Pin SOIC 300-mil (Package Code SF) .......................................................................... 83
8.7 24-Ball TFBGA 8x6-mm (Package Code TB, 5x5-1 ball array) ......................................... 84
8.8 24-Ball TFBGA 8x6-mm (Package Code TC, 6x4 ball array) ............................................ 85
8.9 Ordering Information .......................................................................................................... 86
8.10 Valid Part Numbers and Top Side Marking ........................................................................ 87
9. REVISION HISTORY ...................................................................................................................... 88
W25Q64FV
Publication Release Date: October 07, 2013
- 5 - Revision L
1. GENERAL DESCRIPTION
The W25Q64FV (64M-bit) Serial Flash memory provides a storage solution for systems with limited
space, pins and power. The 25Q series offers flexibility and performance well beyond ordinary Serial
Flash devices. They are ideal for code shadowing to RAM, executing code directly from Dual/Quad SPI
(XIP) and storing voice, text and data. The device operates on a single 2.7V to 3.6V power supply with
current consumption as low as 4mA active and 1µA for power-down. All devices are offered in space-
saving packages.
The W25Q64FV array is organized into 32,768 programmable pages of 256-bytes each. Up to 256 bytes
can be programmed at a time. Pages can be erased in groups of 16 (4KB sector erase), groups of 128
(32KB block erase), groups of 256 (64KB block erase) or the entire chip (chip erase). The W25Q64FV
has 2,048 erasable sectors and 128 erasable blocks respectively. The small 4KB sectors allow for greater
flexibility in applications that require data and parameter storage. (See figure 2.)
The W25Q64FV support the standard Serial Peripheral Interface (SPI), Dual/Quad I/O SPI as well as 2-
clocks instruction cycle Quad Peripheral Interface (QPI): Serial Clock, Chip Select, Serial Data I/O0 (DI),
I/O1 (DO), I/O2 (/WP), and I/O3 (/HOLD). SPI clock frequencies of up to 104MHz are supported allowing
equivalent clock rates of 208MHz (104MHz x 2) for Dual I/O and 416MHz (104MHz x 4) for Quad I/O
when using the Fast Read Dual/Quad I/O and QPI instructions. These transfer rates can outperform
standard Asynchronous 8 and 16-bit Parallel Flash memories. The Continuous Read Mode allows for
efficient memory access with as few as 8-clocks of instruction-overhead to read a 24-bit address, allowing
true XIP (execute in place) operation.
A Hold pin, Write Protect pin and programmable write protection, with top or bottom array control,
provide further control flexibility. Additionally, the device supports JEDEC standard manufacturer and
device identification, a 64-bit Unique Serial Number and four 256-bytes Security Registers.
2. FEATURES
Family of SpiFlash Memories
– W25Q64FV: 64M-bit / 8M-byte (8,388,608)
– Standard SPI: CLK, /CS, DI, DO, /WP, /Hold
– Dual SPI: CLK, /CS, IO
0
, IO
1
, /WP, /Hold
– Quad SPI: CLK, /CS, IO
0
, IO
1
, IO
2
, IO
3
– QPI: CLK, /CS, IO
0
, IO
1
, IO
2
, IO
3
Highest Performance Serial Flash
– 104MHz Standard/Dual/Quad SPI clocks
– 208/416MHz equivalent Dual/Quad SPI
– 50MB/S continuous data transfer rate
– More than 100,000 erase/program cycles
– More than 20-year data retention
Efficient “Continuous Read” and QPI Mode
– Continuous Read with 8/16/32/64-Byte Wrap
– As few as 8 clocks to address memory
– Quad Peripheral Interface (QPI) reduces
instruction overhead
– Allows true XIP (execute in place) operation
– Outperforms X16 Parallel Flash
Low Power, Wide Temperature Range
– Single 2.7 to 3.6V supply
– 4mA active current, <1µA Power-down (typ.)
– -40°C to +85°C operating range
Flexible Architecture with 4KB sectors
– Uniform Sector Erase (4K-bytes)
– Uniform Block Erase (32K and 64K-bytes)
– Program 1 to 256 byte per programmable page
– Erase/Program Suspend & Resume
Advanced Security Features
– Software and Hardware Write-Protect
– Top/Bottom, 4KB complement array protection
– Power Supply Lock-Down and OTP protection
– 64-Bit Unique ID for each device
– Discoverable Parameters (SFDP) Register
– 3X256-Bytes Security Registers with OTP locks
– Volatile & Non-volatile Status Register Bits
Space Efficient Packaging
– 8-pin SOIC/VSOP 208-mil
– 8-pad WSON 6x5-mm/8x6-mm
– 16-pin SOIC 300-mil
– 8-pin PDIP 300-mil
– 24-ball TFBGA 8x6-mm
– Contact Winbond for KGD and other options
剩余88页未读,继续阅读
资源评论
kshaojun
- 粉丝: 3
- 资源: 8
上传资源 快速赚钱
- 我的内容管理 展开
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
最新资源
资源上传下载、课程学习等过程中有任何疑问或建议,欢迎提出宝贵意见哦~我们会及时处理!
点击此处反馈
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功