EPCS4-专用配置器资源-CSDN文库

FPGA

需积分: 10 181 浏览量 2008-12-04 19:24:48 上传评论 1 收藏 221KB PDF 举报

资源推荐

资源详情

资源评论

Altera Corporation 1

March 2003, ver. 1.1 Data Sheet

DS-CYCONFIG-1.1

Features

■ 1- and 4-Mbit flash memory devices that serially configure Cyclone

FPGAs

■ Easy-to-use four-pin interface

■ Low cost, low pin count and non-volatile memory

■ Low current during configuration and near-zero standby mode

current

■ 3.3-V operation

■ Available in 8-pin small outline integrated circuit (SOIC) package

■ Enables the Nios



processor to access unused flash memory through

active serial (AS) memory interface

■ Re-programmable memory with more than 100,000 erase/program

cycles

■ Programming support with ByteBlaster

II download cable

■ Additional programming support with the Altera



Programming

Unit (APU) and programming hardware from BP Microsystems,

System General, and other vendors

■ Software design support with the Altera Quartus



II development

system for Windows-based PCs as well as Sun SPARC station and

HP 9000 Series 700/800

■ Delivered with the memory array erased (all the bits set to 1)

Figure 1 shows the Altera serial configuration device 8-pin SOIC package

and its pin-out diagram.

Figure 1. Altera Serial Configuration Device Package Pin-Out Diagram

1 Whenever the term “serial configuration device(s)” is used in

this document, it refers to Altera EPCS1 and EPCS4 devices.

DCLK

ASDI

GND

nCS

DATA

EPCS1 or

EPCS4 Device

Serial Configuration

Devices

(EPCS1 & EPCS4)

4 Altera Corporation

Serial Configuration Devices (EPCS1 & EPCS4) Data Sheet

Pin Description

As shown in Figure 1, the serial configuration device is an 8-pin device.

The control pins on the serial configuration device are: serial data output

(DATA), active serial data input (ASDI), serial clock (DCLK), and chip select

(nCS). Table 3 shows the serial configuration device’s pin descriptions.

Programming

& Configuration

File Support

The Quartus II design software provides programming support for serial

configuration devices. After selecting the serial configuration device, the

Quartus II software automatically generates the Programmer Object File

(.pof) to program the device. The software allows users to select the

appropriate serial configuration device density that most efficiently stores

the configuration data for a selected Cyclone FPGA.

Serial configuration devices are programmed using the APU with the

appropriate programming adapter (PLMSEPC-8) via the Quartus II

software or the ByteBlaster II download cable via the Quartus II software.

In addition, many third-party programmers, such as BP Microsystems

and System General, offer programming hardware that supports serial

configuration devices.

Table 3. Serial Configuration Device Pin Description

Pin Name Pin Number Pin Type Description

DATA 2 Output DATA output signal transfers the data serially out of the serial

configuration device into the Cyclone FPGA during

read/configuration operation. During a read/configuration operation,

the serial configuration device is enabled by pulling nCS low. The

DATA signal transitions on the falling edge of DCLK.

ASDI 5 Input Active serial data input signal is used to transfer data serially into the

serial configuration device. It receives the data that should be

programmed into the serial configuration device. Values register on

the rising edge of DCLK.

nCS 1 Input Active low chip select input signal toggles at the beginning and end

of a valid instruction. When this signal is high, the device is

deselected and the DATA signal is tri-stated. When the signal is low,

it enables the device and puts the device in an active mode. After

power up, the serial configuration device requires a falling edge on

the nCS signal before beginning any operation.

DCLK 6 Input DCLK is provided by the Cyclone FPGA. This signal provides the

timing of the serial interface. The data presented at ASDI are latched

in to the serial configuration device, at the rising edge of DCLK. Data

on the DATA pin changes after the falling edge of DCLK and is latched

into the Cyclone FPGA on the rising edge.

VCC 3, 7, 8 Power Power pins connect to 3.3 V.

GND 4 Ground Ground pin.

剩余15页未读，继续阅读

评论收藏

内容反馈

hui02_06

粉丝: 0
资源: 8

EPCS4-专用配置器

串行FLASH配置芯片(EPCS1或EPCS4)数据手册

串行FLASH配置芯片EPCS1或EPCS4数据手册.pdf

EPCS-8980嵌入式工控机主板数据手册.pdf

EPCS-8980用户手册

广州致远EPCS-9000工控机主板数据手册.pdf

EPCS-8980数据手册

EPCS-9000工控机主板数据手册.pdf

EPCS-8980在工程机械中的应用.pdf

EPCS-6000 嵌入式工控机主板数据手册.pdf

Altera FPGA配置芯片 EPCS系列芯片ALTIUM原理图库+PCB封装库（AD集成库）.zip

EPCS4_DS手册

Altera-EPCS-Configuration-Device.rar_ALTERA pcb_epcs

NIOS教程3---将程序下载到EPCS4中

使用JTAG方式配置EPCS芯片

EPCS控制器学习

EPCS16.pdf

PC104_TRULYG800480DTSW_21W用户手册.pdf

Altera FPGA使用通用SPI Flash（代替EPCS的方法）

串口助手工具合集.zip

OLED显示温度和时间-STM32F103C8T6（完整程序工程+原理图+相关资料）.zip

pn532模拟资料包.zip

Vivado license 永久

STM32全系列 Keil MDK pack包（当前最新离线包）

张飞硬件1~20部+笔记完整版百度网盘链接.txt

AD Type C 封装库 6Pin 24Pin分享（带3D视图）

STM32HAL库+RS485+串口+定时器+Modbus协议（主机+从机测试）

I2C主机及从机Verilog代码实现.zip

TDMS转EXCEL官方插件

计算机组成与设计硬件软件接口risc-v中文.pdf

最新资源