没有合适的资源?快使用搜索试试~ 我知道了~
资源推荐
资源详情
资源评论
© 2012 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos
are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as
trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance of its
semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and
services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service
described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying
on any published information and before placing orders for products or services.
June 2012 Altera Corporation Quartus II Handbook Version 12.0
Volume 1: Design and Synthesis
ISO
9001:2008
Registered
June 2012 Altera Corporation Quartus II Handbook Version 12.0
Volume 1: Design and Synthesis
Chapter Revision Dates
The chapters in this document were revised on the following dates.
Chapter 1. Design Planning with the Quartus II Software
Revised: June 2012
Part Number: QII51016-12.0.0
Chapter 2. Quartus II Incremental Compilation for Hierarchical and Team-Based Design
Revised: June 2012
Part Number: QII51015-12.0.0
Chapter 3. Designing HardCopy Series Devices
Revised: June 2012
Part Number: QII51004-12.0.0
Chapter 4. Quartus II Design Separation Flow
Revised: June 2012
Part Number: QII51019-12.0.0
Chapter 5. Creating a System With Qsys
Revised: June 2012
Part Number: QII51020-12.0.0
Chapter 6. Creating Qsys Components
Revised: June 2012
Part Number: QII51022-12.0.0
Chapter 7. Qsys Interconnect and
System Design Components
Revised: June 2012
Part Number: QII51021-12.0.0
Chapter 8. Optimizing Qsys System Performance
Revised: June 2012
Part Number: QII51024-12.0.0
Chapter 9. Component Interface Tcl Reference
Revised: June 2012
Part Number: QII51023-12.0.0
Chapter 10. Recommended Design Practices
Revised: June 2012
Part Number: QII51006-12.0.0
Chapter 11. Recommended HDL Coding Styles
Revised: June 2012
Part Number: QII51007-12.0.0
iv Chapter Revision Dates
Quartus II Handbook Version 12.0 June 2012 Altera Corporation
Volume 1: Design and Synthesis
Chapter 12. Managing Metastability with the Quartus II Software
Revised: June 2012
Part Number: QII51018-12.0.0
Chapter 13. Best Practices for Incremental Compilation Partitions and Floorplan Assignments
Revised: June 2012
Part Number: QII51017-12.0.0
Chapter 14. Quartus II Integrated Synthesis
Revised: June 2012
Part Number: QII51008-12.0.0
Chapter 15. Synopsys Synplify Support
Revised: June 2012
Part Number: QII51009-12.0.0
Chapter 16. Mentor Graphics Precision Synthesis Support
Revised: June 2012
Part Number: QII51011-12.0.0
Chapter 17. Mentor Graphics LeonardoSpectrum Support
Revised: June 2012
Part Number: QII51010-12.0.0
Chapter 18. Analyzing Designs with Quartus II Netlist Viewers
Revised: June 2012
Part Number: QII51013-12.0.0
© 2012 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos
are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as
trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance of its
semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and
services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service
described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying
on any published information and before placing orders for products or services.
Quartus II Handbook Version 12.0
Volume 1: Design and Synthesis
June 2012
ISO
9001:2008
Registered
Section I. Design Flows
The Altera
®
Quartus
®
II design software provides a complete design environment
that easily adapts to your specific design requirements. This handbook is arranged in
chapters, sections, and volumes that correspond to the major stages in the overall
design flow. For a general introduction to features and the standard design flow in the
software, refer to the Introduction to the Quartus II Software manual.
This section is an introduction to design planning. It documents various specialized
design flows in the following chapters:
■ Chapter 1, Design Planning with the Quartus II Software
This chapter is an overview of various design planning considerations: device
selection, early power estimation, I/O pin planning, and design planning. To help
you improve design productivity, it provides recommendations and describes
various tools available for Altera FPGAs.
■ Chapter 2, Quartus II Incremental Compilation for Hierarchical and Team-Based
Design
This chapter documents Altera’s incremental design and compilation flow, which
allows you to preserve the results and performance for unchanged logic in your
design as you make changes elsewhere, reduces design iteration time by up to 70%
so you achieve timing closure efficiently, and facilitates modular hierarchical and
team-based design flows using top-down or bottom-up methodologies.
■ Chapter 3, Designing HardCopy Series Devices
With the Quartus II software, you can use an FPGA device as a prototype and
seamlessly migrate your design to a HardCopy ASIC to reduce cost for volume
production. This chapter describes the Quartus II support for HardCopy design
flows.
■ Chapter 4, Quartus II Design Separation Flow
This chapter describes rules and guidelines for creating a floorplan with the
Design Separation flow. The Quartus II Design Separation flow provides the
ability to design physically independent structures on a single device. This allows
system designers to achieve a higher level of integration on a single FPGA, and
alleviates increasingly strict Size Weight and Power (SWaP) requirements.
剩余1657页未读,继续阅读
flyzqx
- 粉丝: 1
- 资源: 4
上传资源 快速赚钱
- 我的内容管理 展开
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功
- 1
- 2
- 3
- 4
- 5
前往页