atmega64a资料_atmega64a引脚图资源-CSDN文库

需积分: 18 103 浏览量 2013-12-04 15:02:08 上传评论 1 收藏 7.79MB PDF 举报

### ATmega64A单片机详尽解析 #### 高性能、低功耗的AVR®8位微控制器 ATmega64A是Atmel公司出品的一款高性能、低功耗的8位微控制器（MCU）。这款微控制器基于先进的精简指令集计算机（RISC）架构设计，能够实现高速数据处理，同时保持低能耗特性，非常适合于各种嵌入式应用领域。 #### 先进的RISC架构 ATmega64A拥有130条强大的指令集，大部分指令都能在一个时钟周期内执行完成，大大提升了处理速度和效率。其32个8位通用工作寄存器以及外加的外围控制寄存器，提供了丰富的数据操作能力。该微控制器支持全静态操作模式，可以在宽广的频率范围内运行，最高可达到每秒16百万条指令（MIPS）的吞吐量，在16MHz时钟频率下实现。 #### 高耐久性非易失性存储段 ATmega64A配备了大容量的在系统可重编程闪存程序存储器，高达64KB，以及2KB的EEPROM存储空间和4KB的内部SRAM，满足了数据存储和快速访问的需求。其写入/擦除循环次数分别达到了10,000次（闪存）和100,000次（EEPROM），保证了高耐久性。数据保留时间在85°C下为20年，在25°C下则可长达100年，确保了长期的数据可靠性。此外，还提供了一个可选的引导代码区域，具有独立的锁定位。 #### 在系统编程与安全功能这款MCU支持在系统编程，即通过内置的引导程序进行更新，无需外部设备。它还支持真正的读写同时操作，可以接入高达64KB的外部存储空间，并提供了软件安全锁，防止未经授权的编程。SPI接口使得在系统编程成为可能，增强了灵活性和实用性。 #### JTAG标准接口符合JTAG（IEEE标准1149.1）的接口，具备边界扫描能力，遵循JTAG标准，提供了全面的片上调试支持。不仅可以通过JTAG接口编程闪存、EEPROM、熔丝位和锁定位，还能进行故障检测和调试，大大提高了开发效率和产品可靠性。 #### 多样化的外设功能 ATmega64A配备了丰富的外设资源，包括两个8位定时器/计数器，每个都有独立的预分频器和比较模式；两个扩展的16位定时器/计数器，同样配备独立的预分频器、比较模式和捕获模式；一个具有独立振荡器的实时计数器；两个8位脉冲宽度调制（PWM）通道；以及6个具有可编程分辨率从1到16位的PWM通道。8通道、10位模数转换器（ADC）支持8路单端输入、7路差分输入和2路可编程增益（1倍、10倍、200倍）的差分输入，满足了复杂信号采集需求。此外，还提供了一个字节导向的两线串行接口，双可编程串行USART接口，以及主/从SPI串行接口，增强了与其他设备的通信能力。 #### 特殊的微控制器特性 ATmega64A还具备电源复位和可编程欠压检测功能，内置校准的RC振荡器，支持内外部中断源，六种睡眠模式：空闲、ADC噪声减少、省电、掉电、待机和扩展待机，软件可选的时钟频率，以及ATmega103兼容模式，由熔丝选择。全局上拉禁用功能，优化了电路设计。 #### I/O与封装该MCU提供了53个可编程I/O引脚，采用64引脚TQFP或64焊盘QFN/MLF封装，便于PCB布局和信号完整性设计。 #### 工作电压与速度等级 ATmega64A的工作电压范围为2.7V至5.5V，适用于广泛的电源条件，而速度等级则支持0-16MHz，适应不同应用场景下的速度需求。 ATmega64A是一款高度集成、功能强大且易于使用的微控制器，特别适合于需要高性能、低功耗和高可靠性的嵌入式应用，如工业控制、汽车电子、消费电子产品等。

资源推荐

资源详情

资源评论

Features

• High-performance, Low-power AVR

8-bit Microcontroller

• Advanced RISC Architecture

– 130 Powerful Instructions – Most Single Clock Cycle Execution

– 32 x 8 General Purpose Working Registers + Peripheral Control Registers

– Fully Static Operation

– Up to 16 MIPS Throughput at 16 MHz

– On-chip 2-cycle Multiplier

• High Endurance Non-volatile Memory segments

– 64K Bytes of In-System Reprogrammable Flash program memory

– 2K Bytes EEPROM

– 4K Bytes Internal SRAM

– Write/Erase Cycles: 10,000 Flash/100,000 EEPROM

– Data retention: 20 years at 85°C/100 years at 25°C

(1)

– Optional Boot Code Section with Independent Lock Bits

• In-System Programming by On-chip Boot Program

• True Read-While-Write Operation

– Up to 64K Bytes Optional External Memory Space

– Programming Lock for Software Security

– SPI Interface for In-System Programming

• JTAG (IEEE std. 1149.1 Compliant) Interface

– Boundary-scan Capabilities According to the JTAG Standard

– Extensive On-chip Debug Support

– Programming of Flash, EEPROM, Fuses, and Lock Bits through the JTAG Interface

• Peripheral Features

– Two 8-bit Timer/Counters with Separate Prescalers and Compare Modes

– Two Expanded 16-bit Timer/Counters with Separate Prescaler, Compare Mode, and

Capture Mode

– Real Time Counter with Separate Oscillator

– Two 8-bit PWM Channels

– 6 PWM Channels with Programmable Resolution from 1 to 16 Bits

– 8-channel, 10-bit ADC

• 8 Single-ended Channels

• 7 Differential Channels

• 2 Differential Channels with Programmable Gain (1x, 10x, 200x)

– Byte-oriented Two-wire Serial Interface

– Dual Programmable Serial USARTs

– Master/Slave SPI Serial Interface

– Programmable Watchdog Timer with On-chip Oscillator

– On-chip Analog Comparator

• Special Microcontroller Features

– Power-on Reset and Programmable Brown-out Detection

– Internal Calibrated RC Oscillator

– External and Internal Interrupt Sources

– Six Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, Standby

and Extended Standby

– Software Selectable Clock Frequency

– ATmega103 Compatibility Mode Selected by a Fuse

– Global Pull-up Disable

• I/O and Packages

– 53 Programmable I/O Lines

– 64-lead TQFP and 64-pad QFN/MLF

• Operating Voltages

– 2.7 - 5.5V for ATmega64A

• Speed Grades

– 0 - 16 MHz for ATmega64A

8-bit

Microcontroller

with 64K Bytes

In-System

Programmable

Flash

ATmega64A

8160C–AVR–07/09

ATmega64A

lines, 32 general purpose working registers, Real Time Counter (RTC), four flexible Timer/Coun-

ters with compare modes and PWM, two USARTs, a byte oriented Two-wire Serial Interface, an

8-channel, 10-bit ADC with optional differential input stage with programmable gain, program-

mable Watchdog Timer with internal Oscillator, an SPI serial port, IEEE std. 1149.1 compliant

JTAG test interface, also used for accessing the On-chip Debug system and programming, and

six software selectable power saving modes. The Idle mode stops the CPU while allowing the

SRAM, Timer/Counters, SPI port, and interrupt system to continue functioning. The Power-down

mode saves the register contents but freezes the Oscillator, disabling all other chip functions

until the next interrupt or Hardware Reset. In Power-save mode, the asynchronous timer contin-

ues to run, allowing the user to maintain a timer base while the rest of the device is sleeping.

The ADC Noise Reduction mode stops the CPU and all I/O modules except asynchronous timer

and ADC, to minimize switching noise during ADC conversions. In Standby mode, the crys-

tal/resonator Oscillator is running while the rest of the device is sleeping. This allows very fast

start-up combined with low power consumption. In Extended Standby mode, both the main

Oscillator and the asynchronous timer continue to run.

The device is manufactured using Atmel’s high-density non-volatile memory technology. The

On-chip ISP Flash allows the program memory to be reprogrammed In-System through an SPI

serial interface, by a conventional non-volatile memory programmer, or by an On-chip Boot pro-

gram running on the AVR core. The Boot Program can use any interface to download the

Application Program in the Application Flash memory. Software in the Boot Flash section will

continue to run while the Application Flash section is updated, providing true Read-While-Write

operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a

monolithic chip, the Atmel ATmega64A is a powerful microcontroller that provides a highly-flexi-

ble and cost-effective solution to many embedded control applications.

The ATmega64A AVR is supported with a full suite of program and system development tools

including: C compilers, macro assemblers, program debugger/simulators, In-Circuit Emulators,

and evaluation kits.

2.2 ATmega103 and ATmega64A Compatibility

The ATmega64A is a highly complex microcontroller where the number of I/O locations super-

sedes the 64 I/O location reserved in the AVR instruction set. To ensure backward compatibility

with the ATmega103, all I/O locations present in ATmega103 have the same location in

ATmega64A. Most additional I/O locations are added in an Extended I/O space starting from

0x60 to 0xFF (i.e., in the ATmega103 internal RAM space). These location can be reached by

using LD/LDS/LDD and ST/STS/STD instructions only, not by using IN and OUT instructions.

The relocation of the internal RAM space may still be a problem for ATmega103 users. Also, the

increased number of Interrupt Vectors might be a problem if the code uses absolute addresses.

To solve these problems, an ATmega103 compatibility mode can be selected by programming

the fuse M103C. In this mode, none of the functions in the Extended I/O space are in use, so the

internal RAM is located as in ATmega103. Also, the extended Interrupt Vectors are removed.

The ATmega64A is 100% pin compatible with ATmega103, and can replace the ATmega103 on

current printed circuit boards. The application notes “Replacing ATmega103 by ATmega128”

and “Migration between ATmega64 and ATmega128” describes what the user should be aware

of replacing the ATmega103 by an ATmega128 or ATmega64.

8160C–AVR–07/09

ATmega64A

2.2.1 ATmega103 Compatibility Mode

By programming the M103C Fuse, the ATmega64A will be compatible with the ATmega103

regards to RAM, I/O pins and Interrupt Vectors as described above. However, some new fea-

tures in ATmega64A are not available in this compatibility mode, these features are listed below:

• One USART instead of two, asynchronous mode only. Only the eight least significant bits of

the Baud Rate Register is available.

• One 16 bits Timer/Counter with two compare registers instead of two 16 bits Timer/Counters

with three compare registers.

• Two-wire serial interface is not supported.

• Port G serves alternate functions only (not a general I/O port).

• Port F serves as digital input only in addition to analog input to the ADC.

• Boot Loader capabilities is not supported.

• It is not possible to adjust the frequency of the internal calibrated RC Oscillator.

• The External Memory Interface can not release any Address pins for general I/O, neither

configure different wait states to different External Memory Address sections.

• Only EXTRF and PORF exist in the MCUCSR Register.

• No timed sequence is required for Watchdog Timeout change.

• Only low-level external interrupts can be used on four of the eight External Interrupt sources.

• Port C is output only.

• USART has no FIFO buffer, so Data OverRun comes earlier.

• The user must have set unused I/O bits to 0 in ATmega103 programs.

2.3 Pin Descriptions

2.3.1 VCC

Digital supply voltage.

2.3.2 GND

Ground.

2.3.3 Port A (PA7:PA0)

Port A is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The

Port A output buffers have symmetrical drive characteristics with both high sink and source

capability. As inputs, Port A pins that are externally pulled low will source current if the pull-up

resistors are activated. The Port A pins are tri-stated when a reset condition becomes active,

even if the clock is not running.

Port A also serves the functions of various special features of the ATmega64A as listed on page

75.

2.3.4 Port B (PB7:PB0)

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The

Port B output buffers have symmetrical drive characteristics with both high sink and source

capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up

resistors are activated. The Port B pins are tri-stated when a reset condition becomes active,

even if the clock is not running.

剩余391页未读，继续阅读

评论收藏

内容反馈

cj502277697

粉丝: 0
资源: 1

atmega64a资料

ATmega64中文资料

ATMEGA64中文资料.pdf

ATMega64,AVR单片机，中文资料

AVR单片机系列ATmega64中文数据手册

ATmega64中文手册

AVR单片机技术 AVR单片机命名规则.docx

AVR单片机 atmega64单片机最小系统使用大全(含中文说明书)

AVR ATmega64 项目实例

avr 单片机 命名 规则

ATMEGA64&amp;128最小系统原理图.zip

ATmega64A.rar_atmega64a

atmega64a.rar_atmega64a

ATmega64 AD转换产生正弦波

SPI.zip_ATmega64A-AU

Atmega64的串口中断

atmega16中文资料.pdf

ATMEG64A 中文资料

AVR 中文资料 datasheet

ATmega64_ATmega64L.pdf

Atmega64 原理图 库 PCB库 TQFP100

ATMEGA64核心板原理图

ATMEGA64最小系统配套

atmega64单片机最小系统

ATmega128型号标识说明

ATMEGA128全套例程

ATMEGA64&128最小系统原理图.zip

Atmega64 uart

AVR的一些资料，编译环境为ICC

最新资源

avr 单片机命名规则

ATMEGA64&128最小系统原理图.zip

Atmega64 原理图库 PCB库 TQFP100