/*****************************************************************************
* MODIFICATION HISTORY:
*
* Ver Who Date Changes
* ----- ---- -------- ---------------------------------------------------
* 3.02a sdm 05/30/11 Added Xuint64 typedef and XUINT64_MSW/XUINT64_LSW macros
* 3.02a sdm 06/27/11 Added INST_SYNC and DATA_SYNC macros for all the CPUs
* 3.02a sdm 07/07/11 Updated ppc440 boot.S to set guarded bit for all but
* cacheable regions
* Update ppc440/xil_cache.c to use CACHEABLE_REGION_MASK
* generated by the cpu driver, for enabling caches
* 3.02a sdm 07/08/11 Updated microblaze cache flush APIs based on write-back/
* write-thru caches
* 3.03a sdm 08/20/11 Updated the tag/data RAM latency values for L2CC
* Updated the MMU table to mark OCM in high address space
* as inner cacheable and reserved space as Invalid
* 3.03a sdm 08/20/11 Changes to support FreeRTOS
* Updated the MMU table to mark upper half of the DDR as
* non-cacheable
* Setup supervisor and abort mode stacks
* Do not initialize/enable L2CC in case of AMP
* Initialize UART1 for 9600bps in case of AMP
* 3.03a sdm 08/27/11 Setup abort and supervisor mode stacks and don't init SMC
* in case of AMP
* 3.03a sdm 09/14/11 Added code for performance monitor and L2CC event
* counters
* 3.03a sdm 11/08/11 Updated microblaze xil_cache.h file to include
* xparameters.h file for CR630532 - Xil_DCacheFlush()/
* Xil_DCacheFlushRange() functions in standalone BSP v3_02a
* for MicroBlaze will invalidate data in the cache instead
* of flushing it for writeback caches
* 3.04a sdm 11/21/11 Updated to initialize stdio device for 115200bps, for PS7
* 3.04a sdm 01/02/12 Updated to clear cp15 regs with unknown reset values
* Remove redundant dsb/dmb instructions in cache maintenance
* APIs
* Remove redundant dsb in mcr instruction
* 3.04a sdm 01/13/12 Updated MMU table to mark DDR memory as Shareable
* 3.05a sdm 02/02/12 Removed some of the defines as they are being generated through
* driver tcl in xparameters.h. Update the gcc/translationtable.s
* for the QSPI complete address range - DT644567
* Removed profile directory for armcc compiler and changed
* profiling setting to false in standalone_v2_1_0.tcl file
* Deleting boot.S file after preprocessing for armcc compiler
* 3.05a asa 03/11/12 Updated the function Xil_EnableMMU in file xil_mmu.c to
* invalidate the caches before enabling back the MMU and
* D cache.
* 3.05a asa 04/15/12 Updated the function Xil_SetTlbAttributes in file
* xil_mmu.c. Now we invalidate UTLB, Branch predictor
* array, flush the D-cache before changing the attributes
* in translation table. The user need not call Xil_DisableMMU
* before calling Xil_SetTlbAttributes.
* 3.06a asa/ 06/17/12 Removed the UART initialization for Zynq. For PEEP, the UART
* sgd initialization is present. Changes for this were done in
* uart.c and xil-crt0.s.
* Made changes in xil_io.c to use volatile pointers.
* Made changes in xil_mmu.c to correct the function
* Xil_SetTlbAttributes.
* Changes are made xil-crt0.s to initialize the static
* C++ constructors.
* Changes are made in boot.s, to fix the TTBR settings,
* correct the L2 Cache Auxiliary register settings, L2 cache
* latency settings.
* 3.07a asa/ 07/16/12 Made changes in cortexa9/xtime_l.c, xtime_l.h, sleep.c
* sgd usleep.c to use global timer intstead of CP15.
* Made changes in cortexa9/gcc/translation_table.s to map
* the peripheral devices as shareable device memory.
* Made changes in cortexa9/gcc/xil-crt0.s to initialize
* the global timer.
* Made changes in cortexa9/armcc/boot.S to initialize
* the global timer.
* Made changes in cortexa9/armcc/translation_table.s to
* map the peripheral devices as shareable device memory.
* Made changes in cortexa9/gcc/boot.S to optimize the
* L2 cache settings. Changes the section properties for
* ".mmu_tbl" and ".boot" sections in cortexa9/gcc/boot.S
* and cortexa9/gcc/translation_table.S.
* Made changes in cortexa9/xil_cache.c to change the
* cache invalidation order.
* 3.07a asa 08/17/12 Made changes across files for Cortexa9 to remove
* compilation/linking issues for C++ compiler.
* Made changes in mb_interface.h to remove compilation/
* linking issues for C++ compiler.
* Added macros for swapb and swaph microblaze instructions
* mb_interface.h
* Remove barrier usage (SYNCHRONIZE_IO) from xil_io.c
* for CortexA9.
* 3.07a asa 08/30/12 Updated for CR 675636 to provide the L2 Base Address
* 3.07a asa 08/31/12 Added xil_printf.h include
* 3.07a sgd 09/18/12 Corrected the L2 cache enable settings
* Corrected L2 cache sequence disable sequence
* 3.07a sgd 10/19/12 SMC NOR and SRAM initialization with compiler option
* 3.09a asa 01/25/13 Updated to push and pop neon registers into stack for
* irq/fiq handling.
* Relocated COUNTS_PER_SECOND from sleep.c to xtime_l.h. This
* fixes the CR #692094.
* 3.09a sgd 02/14/13 Fix for CRs 697094 (SI#687034) and 675552.
* 3.10a srt 04/18/13 Implemented ARM Erratas.
* Cortex A9 Errata - 742230, 743622, 775420, 794073
* L2Cache PL310 Errata - 588369, 727915, 759370
* Please refer to file 'xil_errata.h' for errata
* description.
* 3.10a asa 05/04/13 Added support for L2 cache in MicroBlaze BSP. The older
* cache APIs were corresponding to only Layer 1 cache
* memories. New APIs were now added and the existing cache
* related APIs were changed to provide a uniform interface
* to flush/invalidate/enable/disable the complete cache
* system which includes both L1 and L2 caches. The changes
* for these were done in:
* src/microblaze/xil_cache.c and src/microblaze/xil_cache.h
* files.
* Four new files were added for supporting L2 cache. They are:
* microblaze_flush_cache_ext.S-> Flushes L2 cache
* microblaze_flush_cache_ext_range.S -> Flushes a range of
* memory in L2 cache.
* microblaze_invalidate_cache_ext.S-> Invalidates L2 cache
* microblaze_invalidate_cache_ext_range -> Invalidates a
* range of memory in L2 cache.
* These changes are done to implement PR #697214.
* 3.10a asa 05/13/13 Modified cache disable APIs at src/cortexa9/xil_cache.c to
* fix the CR #706464. L2 cache disabling happens independent
* of L1 data cache disable operation. Changes are done in the
* same file in cache handling APIs to do a L2 cache sync
* (poll reg7_?cache_?sync). This fixes CR #700542.
* 3.10a asa 05/20/13 Added API/Macros for enabling and disabling nested
* interrupts for ARM. These are done to fix the CR#699680.
* 3.10a srt 05/20/13 Made changes in cache maintenance APIs to do a proper cach
* sync operation. This fixes the CR# 716781.
* 3.11a asa 09/07/13 Updated armcc specific BSP files to have proper support
* for armcc toolchain.
* Modified asm_vectors.S (gcc) and asm_vectors.s (armcc) to
* fix issues related to NEON context saving. The assembly
* routines for IRQ and FIQ handling are modified.
* Deprecated the older BSP (3.10a).
* 3.11a asa 09/22/13 Fix for CR#732704. Cache APIs are modified to avoid
* various potential issues. Made changes
没有合适的资源?快使用搜索试试~ 我知道了~
温馨提示
本资源是基于 Zynq 与 Ov5640 摄像头图像采集与 HDMI 显示工程,支持 1280 x 720p @60Hz 摄像头图像采集,芯片型号为 XC7Z020CLG,工程包含 Verilog 代码和 C 代码。
资源推荐
资源详情
资源评论
收起资源包目录
Zynq OV5640 图像采集与 HDMI 输出工程(含源代码) (1541个子文件)
001474149e79001f1774fbd0f5fd96b9 17KB
001497de7c76001f1b44982b03fb77c7 1KB
00186c2b9f79001f1774fbd0f5fd96b9 17KB
003c7b4b6579001f1774fbd0f5fd96b9 3KB
004198b10277001f18638f1dabc59bac 2KB
004b3befea76001f18638f1dabc59bac 3KB
006aa0c12c7a001f1910847888c39d40 16KB
007a4aa49f79001f1774fbd0f5fd96b9 17KB
008100232c7a001f1910847888c39d40 16KB
009f6fe4ea76001f18638f1dabc59bac 188B
00f563929f79001f1774fbd0f5fd96b9 17KB
00f8b1986679001f1774fbd0f5fd96b9 4KB
10012c416779001f1774fbd0f5fd96b9 4KB
1010e1d92c7a001f1910847888c39d40 16KB
101d90302e7a001f1910847888c39d40 5KB
10214d4ceb76001f18638f1dabc59bac 3KB
1027a27c9e79001f1774fbd0f5fd96b9 17KB
103366b68f79001f1774fbd0f5fd96b9 1KB
103cfe53ea76001f18638f1dabc59bac 83B
104772acea76001f18638f1dabc59bac 3KB
105fa764ea76001f18638f1dabc59bac 5KB
1068320a6879001f1774fbd0f5fd96b9 4KB
1069fb249c79001f1774fbd0f5fd96b9 18KB
1071eee06779001f1774fbd0f5fd96b9 4KB
10934b559c79001f1774fbd0f5fd96b9 18KB
10cb30246579001f1774fbd0f5fd96b9 3KB
10cda6e82c7a001f1910847888c39d40 16KB
10e310c38076001f1b44982b03fb77c7 5KB
10f29b4e6779001f1774fbd0f5fd96b9 4KB
10f60e179179001f1774fbd0f5fd96b9 1KB
200d32dd7976001f1b44982b03fb77c7 4KB
2010b85a7876001f1b44982b03fb77c7 1KB
2015a7b7ea76001f18638f1dabc59bac 2KB
201df24c2c7a001f1910847888c39d40 17KB
201f334eeb76001f18638f1dabc59bac 3KB
202995539f79001f1774fbd0f5fd96b9 17KB
2049aa3b2c7a001f1910847888c39d40 17KB
204a9f540277001f18638f1dabc59bac 2KB
205054102e7a001f1910847888c39d40 5KB
20c1fa217979001f1774fbd0f5fd96b9 4KB
20c1fd759f79001f1774fbd0f5fd96b9 17KB
20f6eb7a9f79001f1774fbd0f5fd96b9 17KB
301bc2de6779001f1774fbd0f5fd96b9 4KB
302518bd9c79001f1774fbd0f5fd96b9 17KB
303d007cea76001f18638f1dabc59bac 3KB
3043e6072e7a001f1910847888c39d40 16KB
305778770277001f18638f1dabc59bac 3KB
305ae3796779001f1774fbd0f5fd96b9 1KB
309281aa2d7a001f1910847888c39d40 1KB
30ad83cc9e79001f1774fbd0f5fd96b9 17KB
30eb3c466579001f1774fbd0f5fd96b9 3KB
30f6d4b99e79001f1774fbd0f5fd96b9 17KB
402bcfd96779001f1774fbd0f5fd96b9 4KB
40716f36eb76001f18638f1dabc59bac 667B
4077d0fcea76001f18638f1dabc59bac 641B
408d4f4a6579001f1774fbd0f5fd96b9 3KB
40ceed077379001f1774fbd0f5fd96b9 4KB
40fee1db2e7a001f1910847888c39d40 1KB
500557516579001f1774fbd0f5fd96b9 3KB
5036c0bb9c79001f1774fbd0f5fd96b9 17KB
507cc1726779001f1774fbd0f5fd96b9 1KB
50bd0e8c9c79001f1774fbd0f5fd96b9 17KB
50c7c1652d7a001f1910847888c39d40 16KB
50c937f82c7a001f1910847888c39d40 16KB
50f42a282f7a001f1910847888c39d40 1KB
602e67e26779001f1774fbd0f5fd96b9 4KB
6033de5eea76001f18638f1dabc59bac 3KB
608033307979001f1774fbd0f5fd96b9 1KB
6085bb099f79001f1774fbd0f5fd96b9 17KB
60cbea3cea76001f18638f1dabc59bac 0B
60dc305eea76001f18638f1dabc59bac 762B
60f06e572d7a001f1910847888c39d40 16KB
70037ed32e7a001f1910847888c39d40 1KB
70335a372d7a001f1910847888c39d40 16KB
7035708f6879001f1774fbd0f5fd96b9 1KB
70441dd19c79001f1774fbd0f5fd96b9 17KB
705d454c9f79001f1774fbd0f5fd96b9 17KB
70622d0e0277001f18638f1dabc59bac 754B
706a18b59c79001f1774fbd0f5fd96b9 17KB
70779c776779001f1774fbd0f5fd96b9 1KB
7085fe399e79001f1774fbd0f5fd96b9 17KB
70a055887c76001f1b44982b03fb77c7 4KB
70ab9e917976001f1b44982b03fb77c7 4KB
70bf090a2e7a001f1910847888c39d40 16KB
70ce7b2e7d76001f1b44982b03fb77c7 1KB
70d20b560277001f18638f1dabc59bac 2KB
70df002b6579001f1774fbd0f5fd96b9 3KB
70e63b779f79001f1774fbd0f5fd96b9 17KB
70e7f0d99079001f1774fbd0f5fd96b9 1KB
70ea8293ea76001f18638f1dabc59bac 3KB
70f173a07c76001f1b44982b03fb77c7 1KB
70f4509e2c7a001f1910847888c39d40 16KB
804be0599e79001f1774fbd0f5fd96b9 17KB
8065f2d28f79001f1774fbd0f5fd96b9 1KB
80981afa7b79001f1774fbd0f5fd96b9 5KB
90027e7d6679001f1774fbd0f5fd96b9 3KB
901b888c6679001f1774fbd0f5fd96b9 3KB
90270aee6779001f1774fbd0f5fd96b9 4KB
9037f7567876001f1b44982b03fb77c7 1KB
9059e5596779001f1774fbd0f5fd96b9 4KB
共 1541 条
- 1
- 2
- 3
- 4
- 5
- 6
- 16
资源评论
- m0_582506162024-10-23发现一个超赞的资源,赶紧学习起来,大家一起进步,支持!
洋洋Young
- 粉丝: 5931
- 资源: 31
下载权益
C知道特权
VIP文章
课程特权
开通VIP
上传资源 快速赚钱
- 我的内容管理 展开
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
最新资源
- python实现Excel表格合并
- Java实现读取Excel批量发送邮件.zip
- 【java毕业设计】商城后台管理系统源码(springboot+vue+mysql+说明文档).zip
- 【java毕业设计】开发停车位管理系统(调用百度地图API)源码(springboot+vue+mysql+说明文档).zip
- 星耀软件库(升级版).apk.1
- 基于Django后端和Vue前端的多语言购物车项目设计源码
- 基于Python与Vue的浮光在线教育平台源码设计
- 31129647070291Eclipson MXS R.zip
- 基于Html与Java的会员小程序后台管理系统设计源码
- 基于Python的RabbitMQ消息队列安装使用及脚本开发设计源码
资源上传下载、课程学习等过程中有任何疑问或建议,欢迎提出宝贵意见哦~我们会及时处理!
点击此处反馈
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功