MOTOROLA-MCM62110FN20.pdf
需积分: 9 159 浏览量
2021-04-28
21:09:12
上传
评论
收藏 210KB PDF 举报
MCM62110
1
MOTOROLA FAST SRAM
32K x 9 Bit Synchronous Dual I/O
or Separate I/O Fast Static RAM
with Parity Checker
The MCM62110 is a 294,912 bit synchronous static random access memory
organized as 32,768 words of 9 bits, fabricated using Motorola’s high–perfor-
mance silicon–gate CMOS technology. The device integrates a 32K x 9 SRAM
core with advanced peripheral circuitry consisting of address registers, two sets
of input data registers, two sets of output latches, active high and active low chip
enables, and a parity checker. The RAM checks odd parity during RAM read
cycles. The data parity error (DPE
) output is an open drain type output which indi-
cates the result of this check. This device has increased output drive capability
supported by multiple power pins. In addition, the output levels can be either 3.3 V
or 5 V TTL compatible by choice of the appropriate output bus power supply.
The device has both asynchronous and synchronous inputs. Asynchronous
inputs include the processor output enable (POE
), system output enable (SOE), and
the clock (K).
The address (A0 – A14) and chip enable (E1
and E2) inputs are synchronous
and are registered on the falling edge of K. Write enable (W
), processor input
enable (PIE
) and system input enable (SIE) are registered on the rising edge
of K. Writes to the RAM are self–timed.
All data inputs/outputs, PDQ0 – PDQ7, SDQ0 – SDQ7, PDQP, and SDQP
have input data registers triggered by the rising edge of the clock. These pins also
have three–state output latches which are transparent during the high level of the
clock and latched during the low level of the clock.
This device has a special feature which allows data to be passed through the
RAM between the system and processor ports in either direction. This streaming
is accomplished by latching in data from one port and asynchronously output
enabling the other port. It is also possible to write to the RAM while streaming.
Additional power supply pins have been utilized for maximum performance. The
output buffer power (V
CCQ
) and ground pins (V
SSQ
) are electrically isolated from
V
SS
and V
CC,
and supply power and ground only to the output buffers. This allows
connecting the output buffers to 3.3 V instead of 5.0 V if desired. If 3.3 V output levels
are chosen, the output buffer impedance in the ‘‘high’’ state is approximately equal
to the impedance in the ‘‘low’’ state thereby allowing simplified transmission line ter-
minations.
The MCM62110 is available in a 52–pin plastic leaded chip carrier (PLCC).
This device is ideally suited for pipelined systems and systems with multiple
data buses and multiprocessing systems, where a local processor has a bus iso-
lated from a common system bus.
• Single 5 V ± 10% Power Supply
• Choice of 5 V or 3.3 V ± 10% Power Supplies for Output Level
Compatibility
• Fast Access and Cycle Times: 15/17/20 ns Max
• Self–Timed Write Cycles
• Clock Controlled Output Latches
• Address, Chip Enable, and Data Input Registers
• Common Data Inputs and Data Outputs
• Dual I/O for Separate Processor and Memory Buses
• Separate Output Enable Controlled Three–State Outputs
• Odd Parity Checker During Reads
• Open Drain Output on Data Parity Error (DPE
) Allowing Wire–ORing of
Outputs
• High Output Drive Capability: 85 pF/Output at Rated Access Time
• High Board Density 52 Lead PLCC Package
• Active High and Low Chip Enables for Easy Memory Depth Expansion
• Can be used as Separate I/O x9
PIN ASSIGNMENT
10
9
8
12
11
15
14
13
17
16
20
19
18
37
38
34
35
36
42
43
39
40
41
45
46
44
21 22 23 24 25 26 27 28 29 30 31 32 33
7 6 5 4 3 2 1 52 51 50 49 48 47
E2
E1
PDQ7
SDQ7
V
SSQ
PDQ5
V
CCQ
PDQ3
SDQ3
V
SSQ
PDQ1
SDQ1
SDQ5
PDQP
SDQP
V
SSQ
PDQ6
SDQ6
V
CCQ
PDQ4
SDQ4
PDQ2
SDQ2
V
SSQ
PDQ0
SDQ0
SIE
PIE
SOE
POE
W
K
V
CC
V
SS
DPE
A6
A4
A2
V
SS
V
CC
A14
A13
A12
A11
A10
A9
A8
A7
A5
A3
A1 A0
All power supply and ground pins must be
connected for proper operation of the device.
V
CC
≥ V
CCQ
at all times including power up.
PIN NAMES
A0 – A14 Address Inputs. . . . . . . . . . . . . . .
K Clock Input. . . . . . . . . . . . . . . . . . . . . . . . .
W
Write Enable. . . . . . . . . . . . . . . . . . . . . . .
E1
Active Low Chip Enable. . . . . . . . . . . . .
E2 Active High Chip Enable. . . . . . . . . . . . .
PIE
Processor Input Enable. . . . . . . . . . . . .
SIE
System Input Enable. . . . . . . . . . . . . . .
POE Processor Output Enable. . . . . . . . . .
SOE
System Output Enable. . . . . . . . . . . . .
DPE
Data Parity Error. . . . . . . . . . . . . . . . . .
PDQ0 – PDQ7 Processor Data I/O. . . . . . .
PDQP Processor Data Parity. . . . . . . . . . .
SDQ0 – SDQ7 System Data I/O. . . . . . . . .
SDQP System Data Parity. . . . . . . . . . . . .
V
CC
+ 5 V Power Supply. . . . . . . . . . . . . . .
V
CCQ
Output Buffer Power Supply. . . . . .
V
SSQ
Output Buffer Ground. . . . . . . . . . . .
V
SS
Ground. . . . . . . . . . . . . . . . . . . . . . . . . .
Order this document
by MCM62110/D
MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
MCM62110
FN PACKAGE
PLASTIC
CASE 778–02
REV 3
5/95
Motorola, Inc. 1994
剩余11页未读，继续阅读
评论0
最新资源