7 Series FPGAs
Packaging and Pinout
Product Specification
UG475 (v1.9) February 14, 2013
7 Series FPGAs Packaging www.xilinx.com UG475 (v1.9) February 14, 2013
The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum
extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL
WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF
MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether
in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising
under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or
consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action
brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same.
Xilinx assumes no obligation to correct any errors contained in the Materials, or to advise you of any corrections or update. You may not
reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and
conditions of the Limited Warranties which can be viewed at http://www.xilinx.com/warranty.htm
; IP cores may be subject to warranty and
support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any
application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in Critical Applications:
http://www.xilinx.com/warranty.htm#critapps
.
AUTOMOTIVE APPLICATIONS DISCLAIMER
XILINX PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING
FAIL-SAFE PERFORMANCE, SUCH AS APPLICATIONS RELATED TO: (I) THE DEPLOYMENT OF AIRBAGS, (II) CONTROL OF A
VEHICLE, UNLESS THERE IS A FAIL-SAFE OR REDUNDANCY FEATURE (WHICH DOES NOT INCLUDE USE OF SOFTWARE IN THE
XILINX DEVICE TO IMPLEMENT THE REDUNDANCY) AND A WARNING SIGNAL UPON FAILURE TO THE OPERATOR, OR (III) USES
THAT COULD LEAD TO DEATH OR PERSONAL INJURY. CUSTOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY USE OF
XILINX PRODUCTS IN SUCH APPLICATIONS.
© Copyright 2011–2013 Xilinx, Inc. XILINX, the Xilinx logo, Virtex, Kintex, Artix, Zynq, Spartan, ISE, Vivado, and other designated brands
included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective
owners.
Revision History
The following table shows the revision history for this document.
Date Version Revision
03/01/11 1.0 Initial Xilinx release.
04/06/11 1.1 Removed the SBG324 package from the entire document. Added three Kintex-7 devices:
XC7K355T, XC7K420T, and XC7K480T.
Updated disclaimer and copyright on page 2. Updated package size of FF1156 in
Table 1-1. Updated DXP_0, DXN_0 in Table 1-13.
The Table 2-2 single ASCII device files have been updated for both the XC7K70T and
XC7K160T. All ASCII TXT files and the overall ZIP file have been updated on the web.
Updated the XC7K70TFBG676 figures: Figure 3-37, Figure 3-38, Figure 3-39, and
Figure 3-40.
Added information to Chapter 4, Mechanical Drawings, Chapter 5, Thermal
Specifications, and Chapter 6, Package Marking.
UG475 (v1.9) February 14, 2013 www.xilinx.com 7 Series FPGAs Packaging
06/14/11 1.2 Added Virtex-7 device information including updating Table 1-1, adding Table 1-3,
Table 1-10, Table 2-3, and Table 3-3. In Table 1-13, updated Note 3, the Configuration
Pins section, and the Analog to Digital Converter (XADC) Pins section.
Updated Figure 3-35, Figure 3-36, Figure 3-39, Figure 3-40, Figure 3-43, Figure 3-44,
Figure 3-47, Figure 3-48, Figure 3-51, Figure 3-52, Figure 3-55, and Figure 3-56. Added
Figure 3-56 through Figure 3-120.
Added Figure 4-24 the mechanical drawing for the Kintex-7 devices FFG1156 package.
Also added some Virtex-7 device mechanical drawings in Figure 4-24 through
Figure 4-28.
Added thermal resistance data to Table 5-1.
10/03/11 1.3 Added Artix-7 device information including updating Table 1-1, adding Table 1-3,
Table 1-8, Table 2-1, and Table 3-1.
Clarified the interposer in Figure-12 and Figure 1-11. Revised horizontal center for the
XC7VX415T in Figure 1-13. Updated the DXP_0, DXN_0 description and notes in
Table 1-13. Added devices to the Die Level Bank Numbering Overview section. Clarified
the I/O banks summary section.
Added Artix-7 device diagrams in the CSG324 package. Added XC7V585T device
diagrams Figure 3-69 through Figure 3-76.
Moved AD4P/N, AD12P/N, and AD5P/N pins from [IO_L2P_T0_35:IO_L4N_T0_35] to
[IO_L1P_T0_35:IO_L3N_T0_35] in Figure 3-77, Figure 3-81
, Figure 3-101, Figure 3-105,
Figure 3-109, Figure 3-113, and Figure 3-117.
Fixed the labeling for EMCCLK in Figure 3-61, Figure 3-69, Figure 3-77, Figure 3-81,
Figure 3-101, Figure 3-105, Figure 3-109, Figure 3-113, and Figure 3-117.
Updated the mechanical drawings for Figure 4-26 and Figure 4-28.
Updated thermal resistance data in Table 5-1.
Updated Chapter 6, Package Marking.
10/17/11 1.4 Revised the FBG484 Package section describing XC7K160T Banks.
Added the mechanical drawings: Figure 4-26 and Figure 4-29. Updated Figure 4-28 to
include the FF(G)1928 package.
Added thermal resistance data to Table 5-1.
02/03/12 1.5 Updated Table 1-3 and Table 1-5 and added Table 1-6. Updated Table 1-7 and Table 1-9
and added Table 1-10. Revised Note 2 in Table 1-13. Removed Figures 1-1 and 1-2 along
with references to the XC7A8, XC7A15, XC7A30T, and XC7A50T. Added Figure 1-2 and
Figure 1-3. Clarified Figure 1-6 though Figure 1-9, Figure 1-11, Figure 1-15, and
Figure 1-18.
Updated Table 2-3 and added Table 2-4.
Added devices to Table 3-1 and revised Table 3-2 (XC7K420T and XC7K480T). Updated
Table 3-3 and added
Table 3-4 and Table 3-5.
Revised specifications in:
• Figure 4-11: FB/FBG484 Flip-Chip Lidless BGA (Kintex-7 FPGAs) (1.0 mm Pitch)
• Figure 4-14: FB/FBG676 Flip-Chip Lidless BGA (Kintex-7 FPGAs) (1.0 mm Pitch).
• Figure 4-19: FB/FBG900 Flip-Chip Lidless BGA (Kintex-7 FPGAs) (1.0 mm Pitch)
and combined with Figure 4-6.
• Figure 4-25: FF/FFG1157 and FF/FFG1158 Flip-Chip BGA (Virtex-7 FPGAs)
(1.0 mm Pitch).
Added thermal resistance data to Table 5-1 and added Soldering Guidelines section.
Added Appendix B.
Date Version Revision
7 Series FPGAs Packaging www.xilinx.com UG475 (v1.9) February 14, 2013
05/24/12 1.6 Removed the FFG1933 and FLG1933 packages throughout. Added the FLG1926 package
where appropriate.
Updated the Introduction in Chapter 1. Updated XC7K420T in Table 1-10. Added Note 6
to Table 1-13. Updated the description and figure in the XC7K420T Banks and
XC7VX550T Banks sections.
Updated Figure 3-22, Figure 3-26, Figure 3-30, and Figure 3-34. Added Figure 3-145
through Figure 3-148.
Added Figure 4-6: FB/FBG676 Flip-Chip Lidless BGA Package Specifications for Artix-7
FPGAs. Revised specifications and added capacitor location figures for:
• Figure 4-14: FB/FBG676 Flip-Chip Lidless BGA Package Specifications for
Kintex-7 FPGAs
• Figure 4-17: XC7K325T FB/FBG676 Die Dimensions with Capacitor
Locations
• Figure 4-18: XC7K410T FB/FBG676 Die Dimensions with Capacitor
Locations
• Figure 4-19: FB/FBG900 Flip-Chip Lidless BGA Package Specifications for
Kintex-7 FPGAs
• Figure 4-20: XC7K325T FB/FBG900 Die Dimensions with Capacitor
Locations
• Figure 4-21: XC7K410T FB/FBG900 Die Dimensions with Capacitor
Locations
• Figure 4-24: FF/FFG1156 Flip-Chip BGA Package Specification for Kintex-7
FPGAs
• Figure 4-25: FF/FFG1157 and FF/FFG1158 Flip-Chip BGA Package Specification
for Virtex-7 FPGAs
Added Thermal Management Strategy, Some Thermal Management Options, and
updated Soldering Guidelines in Chapter 5.
Updated Table A-1.
07/20/12 1.7 In Table 1-13, updated the Other Pins section.
Added the XC7VH290T, XC7VH580T, and XC7VH870T and associated HCG packages to
all appropriate chapters, tables, and figures. Added the SBG484 package for the
XC7A200T devices to all appropriate chapters, tables, and figures.
Updated the XC7VX1140T-FLG1926 headings in Table 2-4, Figure 3-145 through
Figure 3-148, and
Figure 4-29.
Updated GTP Quad numbers in Figure 1-1, Figure 3-10, and Figure 3-14. Also added
numbers to Figure 3-13 and Figure 3-16. Updated the XC7V585T-FFG1761 figures:
Figure 3-73 and Figure 3-76.
Added new mechanical drawings for the Artix-7 FPGAs in Chapter 4 along with
Figure 4-16, Figure 4-30, and Figure 4-31, and updated Figure 4-23.
In Table 5-1, updated data throughout and added XC7VX1140T (FL1926) and
XC7VH580T data.
Added Figure 6-3: Artix-7 Device Package Marking.
10/15/12 1.8 Removed the following devices: XC7A350T, XC7V1500T, XC7VH290T.
Added Figure 4-15 and updated drawing in Figure 4-16. Added Note 5 to Figure 4-25.
Updated A2 dimension in Figure 4-28. Updated aaa dimension in Figure 4-27 and
Figure 4-29.
Updated the JEDEC Moisture Sensitivity Level (MSL) for the Flip-Chip packages on
page 270.
Date Version Revision
UG475 (v1.9) February 14, 2013 www.xilinx.com 7 Series FPGAs Packaging
02/14/13 1.9 Clarified pins in Figure 3-25.
Updated Figure 4-10 and Figure 4-11 and added Figure 4-12 and Figure 4-13. Revised
Figure 4-23 and Figure 4-25.
In Table 5-1, updated data for Artix-7 FPGAs, XC7K160T FF/FFG676, Virtex-7 T FPGAs
and XC7VX1140T.
Updated Appendix B.
Date Version Revision
