################################################################################
# Vivado (TM) v2019.1 (64-bit)
#
# README.txt: Please read the sections below to understand the steps required
# to simulate the design for a simulator, the directory structure
# and the generated exported files.
#
################################################################################
1. Simulate Design
To simulate design, cd to the simulator directory and execute the script.
For example:-
% cd questa
% ./top.sh
The export simulation flow requires the Xilinx pre-compiled simulation library
components for the target simulator. These components are referred using the
'-lib_map_path' switch. If this switch is specified, then the export simulation
will automatically set this library path in the generated script and update,
copy the simulator setup file(s) in the exported directory.
If '-lib_map_path' is not specified, then the pre-compiled simulation library
information will not be included in the exported scripts and that may cause
simulation errors when running this script. Alternatively, you can provide the
library information using this switch while executing the generated script.
For example:-
% ./top.sh -lib_map_path /design/questa/clibs
Please refer to the generated script header 'Prerequisite' section for more details.
2. Directory Structure
By default, if the -directory switch is not specified, export_simulation will
create the following directory structure:-
<current_working_directory>/export_sim/<simulator>
For example, if the current working directory is /tmp/test, export_simulation
will create the following directory path:-
/tmp/test/export_sim/questa
If -directory switch is specified, export_simulation will create a simulator
sub-directory under the specified directory path.
For example, 'export_simulation -directory /tmp/test/my_test_area/func_sim'
command will create the following directory:-
/tmp/test/my_test_area/func_sim/questa
By default, if -simulator is not specified, export_simulation will create a
simulator sub-directory for each simulator and export the files for each simulator
in this sub-directory respectively.
IMPORTANT: Please note that the simulation library path must be specified manually
in the generated script for the respective simulator. Please refer to the generated
script header 'Prerequisite' section for more details.
3. Exported script and files
Export simulation will create the driver shell script, setup files and copy the
design sources in the output directory path.
By default, when the -script_name switch is not specified, export_simulation will
create the following script name:-
<simulation_top>.sh (Unix)
When exporting the files for an IP using the -of_objects switch, export_simulation
will create the following script name:-
<ip-name>.sh (Unix)
Export simulation will create the setup files for the target simulator specified
with the -simulator switch.
For example, if the target simulator is "ies", export_simulation will create the
'cds.lib', 'hdl.var' and design library diectories and mappings in the 'cds.lib'
file.
没有合适的资源?快使用搜索试试~ 我知道了~
c_06_smg.zip
共831个文件
h:105个
c:67个
vhd:55个
需积分: 0 0 下载量 172 浏览量
2024-05-09
14:26:37
上传
评论
收藏 38MB ZIP 举报
温馨提示
c_06_smg.zip
资源推荐
资源详情
资源评论
收起资源包目录
c_06_smg.zip (831个子文件)
0023cd17e4a4001a1651f7868d823095 4KB
00e9a7fde4a4001a1651f7868d823095 3KB
10cabba33ea5001a191c808416523788 2KB
202b0812e6a4001a1651f7868d823095 3KB
205faac4e4a4001a1651f7868d823095 3KB
20e83140e5a4001a1651f7868d823095 3KB
20fcf847e4a4001a1651f7868d823095 4KB
302d8893e6a4001a1651f7868d823095 3KB
30a753b952a5001a10cfc2f74b3a10cb 2KB
30d5610fe4a4001a1651f7868d823095 2KB
404a0ad1e5a4001a1651f7868d823095 3KB
4099e761f7f8001a16fc88bc303b11cf 1KB
40c4be78f7f8001a16fc88bc303b11cf 1KB
504bdc33e6a4001a1651f7868d823095 3KB
50e13c11e5a4001a1651f7868d823095 3KB
70f408fde5a4001a1651f7868d823095 3KB
804d6592e5a4001a1651f7868d823095 3KB
90f2bed9e4a4001a1651f7868d823095 3KB
__synthesis_is_complete__ 0B
libgcc.a 1.77MB
libc.a 1.23MB
libm.a 722KB
libxil.a 131KB
libgloss.a 22KB
a0c1bdabe4a4001a1651f7868d823095 3KB
b0547f68e6a4001a1651f7868d823095 3KB
runme.bat 229B
runme.bat 229B
cpu.bd 34KB
top.bin 2.09MB
top.bit 2.09MB
top.bit 2.09MB
download.bit 2.09MB
top.bit 2.09MB
top_bd.bmm 6KB
cpu.bmm 517B
cpu.bmm 517B
cpu.bxml 10KB
xintc.c 35KB
xtmrctr.c 24KB
xuartlite.c 23KB
xintc_l.c 22KB
xil_testmem.c 20KB
xbram_selftest.c 17KB
xil_misc_psreset_api.c 16KB
_profile_timer_hw.c 12KB
xil_printf.c 12KB
xuartlite_intr.c 11KB
xgpio_intr.c 10KB
xgpio.c 10KB
xil_testcache.c 10KB
xil_testio.c 8KB
xbram_intr.c 8KB
microblaze_sleep.c 8KB
xintc_selftest.c 8KB
xtmrctr_options.c 7KB
xintc_intr.c 7KB
xtmrctr_intr.c 7KB
xio.c 7KB
xil_exception.c 7KB
xgpio_extra.c 6KB
xplatform_info.c 5KB
xbram.c 5KB
xil_util.c 5KB
xtmrctr_selftest.c 5KB
xgpio_sinit.c 5KB
xil_assert.c 5KB
xuartlite_sinit.c 5KB
xintc_options.c 5KB
xuartlite_stats.c 5KB
xbram_g.c 5KB
xuartlite_selftest.c 5KB
profile_cg.c 5KB
xuartlite_l.c 4KB
xgpio_selftest.c 4KB
microblaze_interrupt_handler.c 4KB
xtmrctr_stats.c 4KB
microblaze_exception_handler.c 4KB
xtmrctr_sinit.c 3KB
xbram_sinit.c 3KB
xil_io.c 3KB
platform.c 3KB
xil_sleepcommon.c 3KB
_profile_init.c 3KB
xtmrctr_l.c 3KB
xil_mem.c 3KB
pvr.c 3KB
xil_cache.c 3KB
helloworld.c 2KB
xintc_g.c 2KB
profile_hist.c 2KB
xuartlite_g.c 2KB
microblaze_interrupts_g.c 2KB
xgpio_g.c 2KB
xtmrctr_g.c 2KB
_profile_clean.c 2KB
_exit.c 2KB
smg.c 1KB
print.c 1016B
fcntl.c 306B
共 831 条
- 1
- 2
- 3
- 4
- 5
- 6
- 9
资源评论
Alesuwa
- 粉丝: 0
- 资源: 1
上传资源 快速赚钱
- 我的内容管理 展开
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
最新资源
- 海信智能电视刷机数据 LED32K20JD(1115)BOM5 生产用软件数据 务必确认机编一致 强制刷机 整机USB升级程序
- 520表白html5爱心代码
- TINY Syntax Tree -setup1.0.0
- mmexport1689832776313.jpg
- 月宝の病理の爱(黑).zi
- 海信智能电视刷机数据 LED32EC510N(2000)BOM22 生产用软件数据 务必确认机编一致 强制刷机 整机USB升级
- 电磁场与波,非常基础的知识总结
- android ios java后台通用DES base64加密
- 华为OD刷题C卷练习记录(300道).rar
- 最新《Vue-框架开发》期末考试试题分享给需要的同学
资源上传下载、课程学习等过程中有任何疑问或建议,欢迎提出宝贵意见哦~我们会及时处理!
点击此处反馈
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功