JEDEC
STANDARD
Universal Flash Storage (UFS)
Version 3.1
JESD220E
(Revision of JESD220D, January 2018)
JANUARY 2020
JEDEC SOLID STATE TECHNOLOGY ASSOCIATION
Downloaded by liu raymond (raymond.liu@biwin.com.cn) on Sep 23, 2020, 2:35 pm CST
raymond.liu
NOTICE
JEDEC standards and publications contain material that has been prepared, reviewed, and approved
through the JEDEC Board of Directors level and subsequently reviewed and approved by the JEDEC
legal counsel.
JEDEC standards and publications are designed to serve the public interest through eliminating
misunderstandings between manufacturers and purchasers, facilitating interchangeability and
improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the
proper product for use by those other than JEDEC members, whether the standard is to be used either
domestically or internationally.
JEDEC standards and publications are adopted without regard to whether or not their adoption may
involve patents or articles, materials, or processes. By such action JEDEC does not assume any liability to
any patent owner, nor does it assume any obligation whatever to parties adopting the JEDEC standards or
publications.
The information included in JEDEC standards and publications represents a sound approach to product
specification and application, principally from the solid state device manufacturer viewpoint. Within the
JEDEC organization there are procedures whereby a JEDEC standard or publication may be further
processed and ultimately become an ANSI standard.
No claims to be in conformance with this standard may be made unless all requirements stated in the
standard are met.
Inquiries, comments, and suggestions relative to the content of this JEDEC standard or publication should
be addressed to JEDEC at the address below, or refer to www.jedec.org under Standards and Documents
for alternative contact information.
Published by
©JEDEC Solid State Technology Association 2020
3103 North 10th Street
Suite 240 South
Arlington, VA 22201-2107
JEDEC retains the copyright on this material. By downloading this file the individual agrees not to
charge for or resell the resulting material.
PRICE: Contact JEDEC
Printed in the U.S.A.
All rights reserved
Downloaded by liu raymond (raymond.liu@biwin.com.cn) on Sep 23, 2020, 2:35 pm CST
raymond.liu
PLEASE!
DON’T VIOLATE
THE
LAW!
This document is copyrighted by JEDEC and may not be
reproduced without permission.
For information, contact:
JEDEC Solid State Technology Association
3103 North 10th Street
Suite 240 South
Arlington, VA 22201-2107
or refer to www.jedec.org under Standards-Documents/Copyright Information.
Downloaded by liu raymond (raymond.liu@biwin.com.cn) on Sep 23, 2020, 2:35 pm CST
raymond.liu
Downloaded by liu raymond (raymond.liu@biwin.com.cn) on Sep 23, 2020, 2:35 pm CST
raymond.liu
JEDEC Standard No. 220E
-i-
UNIVERSAL FLASH STORAGE (UFS), VERSION 3.1
Contents
Page
1 Scope 1
2 Normative Reference 1
3 Terms and Definitions 2
3.1 Acronyms 3
3.2 Conventions 4
3.3 Keywords 5
3.4 Abbreviations 5
4 Introduction 6
4.1 General Features 6
4.2 Interface Features 7
4.3 Functional Features 7
5 UFS Architecture Overview 8
5.1 UFS Top Level Architecture 8
5.2 UFS System Model 11
5.3 System Boot and Enumeration 11
5.4 UFS Interconnect (UIC) Layer 12
5.4.1 UFS Physical Layer Signals 12
5.4.2 MIPI UniPro 12
5.4.3 MIPI UniPro Related Attributes 13
5.5 UFS Transport Protocol (UTP) Layer 13
5.5.1 Architectural Model 14
5.6 UFS Application and Command Layer 18
5.7 Mechanical 19
6 UFS Electrical: Clock, Reset, Signals And Supplies 19
6.1 UFS Signals 19
6.2 Reset Signal 21
6.3 Power Supplies 21
6.4 Reference Clock 22
6.4.1 HS Gear Rates 25
6.4.2 Host Controller requirements for reference clock generation 26
6.5 External Charge Pump Capacitors (Optional) 27
6.6 Absolute Maximum DC Ratings and Operating Conditions 28
7 Reset, Power-Up And Power-Down 29
7.1 Reset 29
7.1.1 Power-on Reset 29
7.1.2 Hardware Reset 30
7.1.3 EndPointReset 31
7.1.4 Logical Unit Reset 32
7.1.5 Host UniPro Warm Reset 32
7.1.6 Summary of Resets and Device Behavior 33
7.2 Power up ramp 34
7.3 Power off ramp 35
7.4 UFS Device Power Modes and LU Power Condition 36
7.4.1 Device Power Modes 36
7.4.2 Power Management Command: START STOP UNIT 46
7.4.3 Power Mode Control 48
7.4.4 Logical Unit Power Condition 50
8 UFS UIC Layer: MIPI M-PHY 51
8.1 Termination 51
8.2 Drive Levels 51
Downloaded by liu raymond (raymond.liu@biwin.com.cn) on Sep 23, 2020, 2:35 pm CST
raymond.liu
