没有合适的资源?快使用搜索试试~ 我知道了~
c5g_rev_B_5CGXFC5C6F27C7N开发板原理图
需积分: 10 12 下载量 46 浏览量
2015-09-03
08:02:31
上传
评论 1
收藏 2.02MB PDF 举报
温馨提示
试读
23页
c5g_rev_B_5CGXFC5C6F27C7N开发板原理图硬件设计可以参考一下!
资源推荐
资源详情
资源评论
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
03 ~ 10
Block Diagram
FPGA
Memory
Memory
Memory
Audio
Video
HSMC 15
16ADC ADC
HSMC Interface
HDMI TX
Audio CODEC
SRAM
FPGA IO, Clock, Configuration and Power
Block Diagram
LPDDR2
13
Cover 01
12
11
PAGE
02
SCHEMATIC
Cyclone V GX Starter Kit
12
CONTENT
Cover Page
14
Power
SD Card
GPIO - 2x20 Header and Arduino Interface 17
User Interface Switch and Key
LED and 7'SegmentUser Interface
User Interface
UART UART to USB Bridge
Power
18
19
20
21 ~ 22
Title
Size Document Number Rev
Date: Sheet
of
Copyright (c) 2011 by Terasic Technologies Inc. Taiwan.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.
All rights reserved.
Cover Page B
Cyclone V GX Starter Kit
B
123Wednesday, August 14, 2013
Title
Size Document Number Rev
Date: Sheet
of
Copyright (c) 2011 by Terasic Technologies Inc. Taiwan.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.
All rights reserved.
Cover Page B
Cyclone V GX Starter Kit
B
123Wednesday, August 14, 2013
Title
Size Document Number Rev
Date: Sheet
of
Copyright (c) 2011 by Terasic Technologies Inc. Taiwan.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.
All rights reserved.
Cover Page B
Cyclone V GX Starter Kit
B
123Wednesday, August 14, 2013
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet
of
Copyright (c) 2011 by Terasic Technologies Inc. Taiwan.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.
All rights reserved.
Block Diagram B
Cyclone V GX Starter Kit
B
223Friday, November 15, 2013
Title
Size Document Number Rev
Date: Sheet
of
Copyright (c) 2011 by Terasic Technologies Inc. Taiwan.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.
All rights reserved.
Block Diagram B
Cyclone V GX Starter Kit
B
223Friday, November 15, 2013
Title
Size Document Number Rev
Date: Sheet
of
Copyright (c) 2011 by Terasic Technologies Inc. Taiwan.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.
All rights reserved.
Block Diagram B
Cyclone V GX Starter Kit
B
223Friday, November 15, 2013
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
LPDDR2 Interface
SWITCH
VCCIO = 1.2V VCCIO = 1.2V
7-SEGMENT
ADC Interface
DDR2LP_DQ1
DDR2LP_DQ2
DDR2LP_DQ3
DDR2LP_DQ6
DDR2LP_DQ7
DDR2LP_DQ0
DDR2LP_DM0
DDR2LP_DQS_p0
DDR2LP_DQS_n0
DDR2LP_DQ4
DDR2LP_DQ5
DDR2LP_DQ14
DDR2LP_DQ15
DDR2LP_CKE0
DDR2LP_DM1
DDR2LP_DQ12
DDR2LP_DQ13
DDR2LP_DQ11
DDR2LP_CKE1
DDR2LP_DQS_n1
DDR2LP_DQS_p1
DDR2LP_DQ8
DDR2LP_DQ9
GND
DDR2LP_DQ10
DDR2LP_DQ23
DDR2LP_DM2
DDR2LP_DQ21
DDR2LP_DQ20
DDR2LP_DQ22
GND
DDR2LP_DQS_p2
DDR2LP_DQS_n2
DDR2LP_DQ19
DDR2LP_DQ17
DDR2LP_DQ16
DDR2LP_DQ18
GND
GND
GND
GND
GND
DDR2LP_DQ31
DDR2LP_DM3
DDR2LP_DQ28
DDR2LP_DQ29
GND
DDR2LP_DQ30
DDR2LP_DQS_p3
DDR2LP_DQS_n3
GND
DDR2LP_DQ27
DDR2LP_DQ24
DDR2LP_DQ25
GND
DDR2LP_DQ26
DDR2LP_OCT_RZQ
DDR2LP_CA0
DDR2LP_CA1
DDR2LP_CK_p
DDR2LP_CK_n
DDR2LP_CA6
DDR2LP_CA7
GND
DDR2LP_CA5
DDR2LP_CA4
DDR2LP_CS_n0
DDR2LP_CS_n1
DDR2LP_CA8
DDR2LP_CA9
SW9
GND
ADC_CONVST
ADC_SCK
ADC_SDO
ADC_SDI
SW8
SW4
SW5
SW6
SW7
SW0
SW1
SW2SW3
HEX1_D0
HEX1_D1
HEX1_D2
HEX1_D3
HEX1_D4
HEX1_D5
HEX0_D1
HEX0_D0
HEX0_D2
HEX0_D3
HEX0_D4
HEX0_D5
HEX1_D6
HEX0_D6
DDR2LP_CA[9..0]7,11
DDR2LP_CK_p11
DDR2LP_CK_n11
DDR2LP_CKE[1..0]11
DDR2LP_CS_n[1..0]11
DDR2LP_DM[3..0]11
DDR2LP_DQ[31..0]11
DDR2LP_DQS_p[3..0]11
DDR2LP_DQS_n[3..0]11
SW[9..0]18
HEX0_D[6..0]19
HEX1_D[6..0]19
ADC_CONVST16
ADC_SCK16
ADC_SDO16
ADC_SDI16
Title
Size Document Number Rev
Date: Sheet
of
Copyright (c) 2011 by Terasic Technologies Inc. Taiwan.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.
All rights reserved.
FPGA BANK 3 & 4 B
Cyclone V GX Starter Kit
B
323Wednesday, August 14, 2013
Title
Size Document Number Rev
Date: Sheet
of
Copyright (c) 2011 by Terasic Technologies Inc. Taiwan.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.
All rights reserved.
FPGA BANK 3 & 4 B
Cyclone V GX Starter Kit
B
323Wednesday, August 14, 2013
Title
Size Document Number Rev
Date: Sheet
of
Copyright (c) 2011 by Terasic Technologies Inc. Taiwan.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.
All rights reserved.
FPGA BANK 3 & 4 B
Cyclone V GX Starter Kit
B
323Wednesday, August 14, 2013
Bank 4A
CYCLONE V GX BANK 4
5CGXFC5C6F27C7N
U14-5
IO_4A/RZQ_0/DIFFIO_TX_B25N
AE11
IO_4A/DIFFIO_RX_B26N/DQ4B/B_DQ_0
AA14
IO_4A/DIFFIO_TX_B25P/DQ4B/B_DQ_2
AD11
IO_4A/DIFFIO_RX_B26P/DQ4B/B_DQ_1
Y14
IO_4A/DIFFIO_RX_B27N/DQSN4B/B_DQSN_0
W13
IO_4A/DIFFIO_TX_B28N/DQ4B/B_DQ_3
AD12
IO_4A/DIFFIO_RX_B27P/DQS4B/B_DQS_0
V13
IO_4A/DIFFIO_TX_B28P/B_ODT_0
AD13
IO_4A/DIFFIO_TX_B29N/DQ4B/B_ODT_1
AE10
IO_4A/DIFFIO_RX_B30N/DQ4B/B_DQ_4
Y13
IO_4A/DIFFIO_TX_B29P/DQ4B/B_DQ_6
AD10
IO_4A/DIFFIO_RX_B30P/DQ4B/B_DQ_5
W12
IO_4A/DIFFIO_TX_B32N/DQ4B/B_DQ_7
AF12
IO_4A/DIFFIO_TX_B32P/DQ4B/B_DM_0
AF11
IO_4A/DIFFIO_TX_B33N/GND
AC13
IO_4A/DIFFIO_RX_B34N/DQ5B/B_DQ_8
AC15
IO_4A/DIFFIO_TX_B33P/DQ5B/B_DQ_10
AC14
IO_4A/DIFFIO_RX_B34P/DQ5B/B_DQ_9
AB15
IO_4A/DIFFIO_RX_B35N/DQSN5B/B_DQSN_1
V14
IO_4A/DIFFIO_TX_B36N/DQ5B/B_DQ_11
AF13
IO_4A/DIFFIO_RX_B35P/DQS5B/B_DQS_1
U14
IO_4A/DIFFIO_TX_B36P/B_CKE_1
AE13
IO_4A/DIFFIO_TX_B37N/DQ5B/B_CKE_0
AF14
IO_4A/DIFFIO_RX_B38N/DQ5B/B_DQ_12
AB16
IO_4A/DIFFIO_TX_B37P/DQ5B/B_DQ_14
AE14
IO_4A/DIFFIO_RX_B38P/DQ5B/B_DQ_13
AA16
IO_4A/DIFFIO_TX_B40N/DQ5B/B_DQ_15
AF18
IO_4A/DIFFIO_TX_B40P/DQ5B/B_DM_1
AE18
IO_4A/DIFFIO_TX_B41N/GND
AD18
IO_4A/DIFFIO_RX_B42N/DQ6B/B_DQ_16
AD16
IO_4A/DIFFIO_TX_B41P/DQ6B/B_DQ_18
AC18
IO_4A/DIFFIO_RX_B42P/DQ6B/B_DQ_17
AD17
IO_4A/DIFFIO_RX_B43N/DQSN6B/B_DQSN_2
W15
IO_4A/DIFFIO_TX_B44N/DQ6B/B_DQ_19
AF19
IO_4A/DIFFIO_RX_B43P/DQS6B/B_DQS_2
V15
IO_4A/DIFFIO_TX_B44P/B_RESETN
AE19
IO_4A/DIFFIO_TX_B45N/DQ6B/GND
AF22
IO_4A/DIFFIO_RX_B46N/DQ6B/B_DQ_20
AC17
IO_4A/DIFFIO_TX_B45P/DQ6B/B_DQ_22
AF21
IO_4A/DIFFIO_RX_B46P/DQ6B/B_DQ_21
AB17
IO_4A/DIFFIO_RX_B47N/GND
U17
IO_4A/DIFFIO_TX_B48N/DQ6B/B_DQ_23
AE21
IO_4A/DIFFIO_RX_B47P/GND
T17
IO_4A/DIFFIO_TX_B48P/DQ6B/B_DM_2
AE20
IO_4A/DIFFIO_TX_B49N/GND
AD20
IO_4A/DIFFIO_RX_B50N/DQ7B/B_DQ_24
AE15
IO_4A/DIFFIO_TX_B49P/DQ7B/B_DQ_26
AC20
IO_4A/DIFFIO_RX_B50P/DQ7B/B_DQ_25
AE16
IO_4A/DIFFIO_RX_B51N/DQSN7B/B_DQSN_3
W17
IO_4A/DIFFIO_TX_B52N/DQ7B/B_DQ_27
AD21
IO_4A/DIFFIO_RX_B51P/DQS7B/B_DQS_3
W16
IO_4A/DIFFIO_TX_B52P/GND
AD22
IO_4A/DIFFIO_TX_B53N/DQ7B/GND
AE23
IO_4A/DIFFIO_RX_B54N/DQ7B/B_DQ_28
AF16
IO_4A/DIFFIO_TX_B53P/DQ7B/B_DQ_30
AD23
IO_4A/DIFFIO_RX_B54P/DQ7B/B_DQ_29
AF17
IO_4A/DIFFIO_RX_B55N/GND
U16
IO_4A/DIFFIO_TX_B56N/DQ7B/B_DQ_31
AF23
IO_4A/DIFFIO_RX_B55P/GND
U15
IO_4A/DIFFIO_TX_B56P/DQ7B/B_DM_3
AE24
IO_4A/DIFFIO_TX_B57N/GND
AF24
IO_4A/DIFFIO_RX_B58N/DQ8B/B_DQ_32
AA18
IO_4A/DIFFIO_TX_B57P/DQ8B/B_DQ_34
AE25
IO_4A/DIFFIO_RX_B58P/DQ8B/B_DQ_33
Y18
IO_4A/DIFFIO_RX_B59N/DQSN8B/B_DQSN_4
V17
IO_4A/DIFFIO_TX_B60N/DQ8B/B_DQ_35
AE26
IO_4A/DIFFIO_RX_B59P/DQS8B/B_DQS_4
V18
IO_4A/DIFFIO_TX_B60P/GND
AD26
IO_4A/DIFFIO_TX_B61N/DQ8B/GND
AC19
IO_4A/DIFFIO_RX_B62N/DQ8B/B_DQ_36
Y19
IO_4A/DIFFIO_TX_B61P/DQ8B/B_DQ_38
AB19
IO_4A/DIFFIO_RX_B62P/DQ8B/B_DQ_37
Y20
IO_4A/DIFFIO_RX_B63N/GND
W18
IO_4A/DIFFIO_TX_B64N/DQ8B/B_DQ_39
AA21
IO_4A/DIFFIO_RX_B63P/GND
V19
IO_4A/DIFFIO_TX_B64P/DQ8B/B_DM_4
AB22
Bank 3B
CYCLONE V GX BANK 3
5CGXFC5C6F27C7N
U14-4
IO_3B/DIFFIO_TX_B9N/GND
U9
IO_3B/DIFFIO_RX_B10N/DQ2B
Y11
IO_3B/DIFFIO_TX_B9P/DQ2B
T9
IO_3B/DIFFIO_RX_B10P/DQ2B
W11
IO_3B/DIFFIO_RX_B11N/DQSN2B/B_CSN_1
T11
IO_3B/DIFFIO_TX_B12N/DQ2B
AC10
IO_3B/DIFFIO_RX_B11P/DQS2B/B_CSN_0
R11
IO_3B/DIFFIO_TX_B12P
AB10
IO_3B/DIFFIO_TX_B13N/DQ2B
AC8
IO_3B/DIFFIO_RX_B14N/DQ2B/B_CA_9
AB11
IO_3B/DIFFIO_TX_B13P/DQ2B
AC9
IO_3B/DIFFIO_RX_B14P/DQ2B/B_CA_8
AB12
IO_3B/DIFFIO_TX_B16N/DQ2B
Y10
IO_3B/DIFFIO_TX_B16P/DQ2B
W10
IO_3B/DIFFIO_TX_B17N/GND
V9
IO_3B/DIFFIO_RX_B18N/DQ3B
AE8
IO_3B/DIFFIO_TX_B17P/DQ3B
V10
IO_3B/DIFFIO_RX_B18P/DQ3B
AD8
IO_3B/DIFFIO_RX_B19N/DQSN3B/B_CKN
P10
IO_3B/DIFFIO_TX_B20N/DQ3B/B_CA_7
AF9
IO_3B/DIFFIO_RX_B19P/DQS3B/B_CK
N10
IO_3B/DIFFIO_TX_B20P/B_CA_6
AE9
IO_3B/DIFFIO_RX_B22N/DQ3B/B_CA_5
U11
IO_3B/DIFFIO_RX_B22P/DQ3B/B_CA_4
U10
IO_3B/DIFFIO_TX_B24N/DQ3B/B_CA_1
AF6
IO_3B/DIFFIO_TX_B24P/DQ3B/B_CA_0
AE6
R181
240
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
VCCIO = 3.3V
VCCIO = 3.3V
VCCIO = 3.3V
HDMI TX
GPIO
SRAM
SRAM_D0
SRAM_D1
SRAM_D2
SRAM_D3
SRAM_D4
SRAM_D5
SRAM_D6
SRAM_D7
SRAM_D8
SRAM_D9
SRAM_D10
SRAM_D11
SRAM_D12
SRAM_D13
SRAM_D14
SRAM_D15
SRAM_A0
SRAM_A1
SRAM_A2
SRAM_A3
SRAM_A4
SRAM_A5
SRAM_A6
SRAM_A7
SRAM_A8
SRAM_A9
SRAM_A10
SRAM_A11
SRAM_A12
SRAM_A13
SRAM_A14
SRAM_A16
SRAM_A17
SRAM_A15
SRAM_CE_n
SRAM_OE_n
SRAM_WE_n
SRAM_LB_n
SRAM_UB_n
HDMI_TX_VS
HDMI_TX_HS
HDMI_TX_D23
HDMI_TX_D22
HDMI_TX_D21
HDMI_TX_D20
HDMI_TX_D19
HDMI_TX_D1
HDMI_TX_D0
HDMI_TX_D2
HDMI_TX_D3
HDMI_TX_D4
HDMI_TX_D5
HDMI_TX_D6
HDMI_TX_D7
HDMI_TX_D8
HDMI_TX_D9
HDMI_TX_D10
HDMI_TX_D11
HDMI_TX_D18
HDMI_TX_D17
HDMI_TX_D16
HDMI_TX_D15
HDMI_TX_D13
HDMI_TX_D12
HDMI_TX_D14
GPIO35
GPIO30
GPIO29
GPIO28
GPIO27
GPIO24
GPIO9
GPIO5
GPIO3
GPIO1
HDMI_TX_D[23..0]14
HDMI_TX_VS14
HDMI_TX_HS14
GPIO[35..0]7,8,17,19
SRAM_A[17..0]12
SRAM_CE_n12
SRAM_D[15..0]12
SRAM_OE_n12
SRAM_WE_n12
SRAM_LB_n12
SRAM_UB_n12
Title
Size Document Number Rev
Date: Sheet
of
Copyright (c) 2011 by Terasic Technologies Inc. Taiwan.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.
All rights reserved.
FPGA BANK 5 & 6 B
Cyclone V GX Starter Kit
B
423Wednesday, August 14, 2013
Title
Size Document Number Rev
Date: Sheet
of
Copyright (c) 2011 by Terasic Technologies Inc. Taiwan.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.
All rights reserved.
FPGA BANK 5 & 6 B
Cyclone V GX Starter Kit
B
423Wednesday, August 14, 2013
Title
Size Document Number Rev
Date: Sheet
of
Copyright (c) 2011 by Terasic Technologies Inc. Taiwan.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.
All rights reserved.
FPGA BANK 5 & 6 B
Cyclone V GX Starter Kit
B
423Wednesday, August 14, 2013
CYCLONE V GX BANK 6
Bank 6A
5CGXFC5C6F27C7N
U14-7
IO_6A/DIFFIO_TX_R26P/DQ4R
J25
IO_6A/DIFFIO_TX_R26N/DQ4R
J26
IO_6A/DIFFIO_RX_R27P/DQ4R
N24
IO_6A/DIFFIO_RX_R27N/DQ4R
M24
IO_6A/DIFFIO_RX_R29P/DQS4R
N23
IO_6A/DIFFIO_TX_R30P
G25
IO_6A/DIFFIO_RX_R29N/DQSN4R
M22
IO_6A/DIFFIO_TX_R30N/DQ4R
H25
IO_6A/DIFFIO_RX_R31P/DQ4R
M25
IO_6A/DIFFIO_TX_R32P/DQ4R
D26
IO_6A/DIFFIO_RX_R31N/DQ4R
M26
IO_6A/DIFFIO_TX_R32N
E26
IO_6A/DIFFIO_TX_R34P/DQ5R
E24
IO_6A/DIFFIO_TX_R34N/DQ5R
E25
IO_6A/DIFFIO_RX_R35P/DQ5R
K24
IO_6A/DIFFIO_TX_R36P/DQ5R
F24
IO_6A/DIFFIO_RX_R35N/DQ5R
K23
IO_6A/DIFFIO_TX_R36N/DQ5R
G24
IO_6A/DIFFIO_RX_R37P/DQS5R
L23
IO_6A/DIFFIO_TX_R38P
H23
IO_6A/DIFFIO_RX_R37N/DQSN5R
L24
IO_6A/DIFFIO_TX_R38N/DQ5R
H24
IO_6A/DIFFIO_RX_R39P/DQ5R
H22
IO_6A/DIFFIO_TX_R40P/DQ5R
F23
IO_6A/DIFFIO_RX_R39N/DQ5R
J23
IO_6A/DIFFIO_TX_R40N
G22
IO_6A/DIFFIO_RX_R41P
L22
IO_6A/DIFFIO_TX_R42P/DQ6R
B25
IO_6A/DIFFIO_RX_R41N
K21
IO_6A/DIFFIO_TX_R42N/DQ6R
B26
IO_6A/DIFFIO_RX_R43P/DQ6R
H19
IO_6A/DIFFIO_TX_R44P/DQ6R
D25
IO_6A/DIFFIO_RX_R43N/DQ6R
H20
IO_6A/DIFFIO_TX_R44N/DQ6R
C25
IO_6A/DIFFIO_RX_R45P/DQS6R
J20
IO_6A/DIFFIO_TX_R46P
D22
IO_6A/DIFFIO_RX_R45N/DQSN6R
J21
IO_6A/DIFFIO_TX_R46N/DQ6R
E23
IO_6A/DIFFIO_RX_R47P/DQ6R
G20
IO_6A/DIFFIO_TX_R48P/DQ6R
E21
IO_6A/DIFFIO_RX_R47N/DQ6R
F21
IO_6A/DIFFIO_TX_R48N
F22
Bank 5A Bank 5B
CYCLONE V GX BANK 5
5CGXFC5C6F27C7N
U14-6
IO_5A/RZQ_1/DIFFIO_TX_R1P/DQ1R
AC22
IO_5A/DIFFIO_RX_R4P/DQ1R
W20
IO_5A/DIFFIO_RX_R4N/DQ1R
W21
IO_5A/DIFFIO_TX_R7P/DQ1R
Y23
IO_5A/DIFFIO_RX_R8P/DQ1R
T19
IO_5A/DIFFIO_TX_R7N
Y24
IO_5A/DIFFIO_RX_R8N/DQ1R
U20
IO_5B/DIFFIO_TX_R10P/DQ2R
V23
IO_5B/DIFFIO_TX_R10N/DQ2R
V24
IO_5B/DIFFIO_RX_R11P/DQ2R
T23
IO_5B/DIFFIO_TX_R12P/DQ2R
AA24
IO_5B/DIFFIO_RX_R11N/DQ2R
T24
IO_5B/DIFFIO_TX_R12N/DQ2R
AB25
IO_5B/DIFFIO_RX_R13P/DQS2R
R23
IO_5B/DIFFIO_TX_R14P
AD25
IO_5B/DIFFIO_RX_R13N/DQSN2R
P23
IO_5B/DIFFIO_TX_R14N/DQ2R
AC25
IO_5B/DIFFIO_RX_R15P/DQ2R
R24
IO_5B/DIFFIO_TX_R16P/DQ2R
U24
IO_5B/DIFFIO_RX_R15N/DQ2R
R25
IO_5B/DIFFIO_TX_R16N
V25
IO_5B/DIFFIO_TX_R18P/DQ3R
AB26
IO_5B/DIFFIO_TX_R18N/DQ3R
AA26
IO_5B/DIFFIO_RX_R19P/DQ3R
T26
IO_5B/DIFFIO_RX_R19N/DQ3R
R26
IO_5B/DIFFIO_RX_R21P/DQS3R
P21
IO_5B/DIFFIO_TX_R22P
W25
IO_5B/DIFFIO_RX_R21N/DQSN3R
P22
IO_5B/DIFFIO_TX_R22N/DQ3R
W26
IO_5B/DIFFIO_RX_R23P/DQ3R
N25
IO_5B/DIFFIO_TX_R24P/DQ3R
U25
IO_5B/DIFFIO_RX_R23N/DQ3R
P26
IO_5B/DIFFIO_TX_R24N
U26
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
HSMC Interface
HSMC Clock output
VCCIO = 2.5V VCCIO = 2.5V
Audio CODEC
UART to USB
LED
HSMC_D1
HSMC_D3
HSMC_D2
HSMC_D0
HSMC_CLKOUT_p1
HSMC_CLKOUT_n1
HSMC_CLKOUT_p2
HSMC_CLKOUT_n2
AUD_XCK
AUD_BCLK
AUD_DACDAT
AUD_DACLRCK
AUD_ADCDAT
AUD_ADCLRCK
LEDG0
LEDG1
LEDG2
LEDG3
LEDG4
LEDG5
LEDG7
LEDG6
UART_RX
UART_TX
HSMC_RX_n14
HSMC_RX_p14
HSMC_RX_n0
HSMC_RX_p0
HSMC_RX_n2
HSMC_RX_p2
HSMC_RX_n4
HSMC_RX_p4
HSMC_RX_n6
HSMC_RX_p6
HSMC_RX_n10
HSMC_RX_p10
HSMC_RX_p9
HSMC_RX_n9
HSMC_RX_p11
HSMC_RX_n11
HSMC_RX_n12
HSMC_RX_p12
HSMC_RX_n13
HSMC_RX_p13
HSMC_RX_p15
HSMC_RX_n15
HSMC_RX_p16
HSMC_RX_n16
HSMC_RX_p1
HSMC_RX_n1
HSMC_RX_n3
HSMC_RX_p3
HSMC_RX_p5
HSMC_RX_n5
HSMC_RX_n7
HSMC_RX_p7
HSMC_RX_n8
HSMC_RX_p8
HSMC_TX_n8
HSMC_TX_p8
HSMC_TX_p9
HSMC_TX_n9
HSMC_TX_p10
HSMC_TX_n10
HSMC_TX_n12
HSMC_TX_p12
HSMC_TX_n14
HSMC_TX_p14
HSMC_TX_p16
HSMC_TX_n16
HSMC_TX_p0
HSMC_TX_n0
HSMC_TX_p2
HSMC_TX_n2
HSMC_TX_n1
HSMC_TX_p1
HSMC_TX_n4
HSMC_TX_p4
HSMC_TX_n3
HSMC_TX_p3
HSMC_TX_n6
HSMC_TX_p6
HSMC_TX_n5
HSMC_TX_p5
HSMC_TX_n7
HSMC_TX_p7
HSMC_TX_n13
HSMC_TX_p13
HSMC_TX_n15
HSMC_TX_p15
HSMC_TX_n11
HSMC_TX_p11
LEDR7
LEDR6
LEDR5
LEDR4
LEDR9
LEDR8
LEDR2
LEDR3
LEDR1
LEDR0
HSMC_TX_p[16..0]15
HSMC_TX_n[16..0]15
HSMC_RX_p[16..0]15
HSMC_RX_n[16..0]15
HSMC_D[3..0]15
HSMC_CLKOUT_p[2..1]15
HSMC_CLKOUT_n[2..1]15
AUD_XCK13
AUD_DACDAT13
AUD_ADCDAT13
UART_RX20
UART_TX20
LEDR[9..0]19
LEDG[7..0]19
AUD_DACLRCK13
AUD_ADCLRCK13
AUD_BCLK13
Title
Size Document Number Rev
Date: Sheet
of
Copyright (c) 2011 by Terasic Technologies Inc. Taiwan.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.
All rights reserved.
FPGA BANK 7 & 8 B
Cyclone V GX Starter Kit
B
523Wednesday, August 14, 2013
Title
Size Document Number Rev
Date: Sheet
of
Copyright (c) 2011 by Terasic Technologies Inc. Taiwan.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.
All rights reserved.
FPGA BANK 7 & 8 B
Cyclone V GX Starter Kit
B
523Wednesday, August 14, 2013
Title
Size Document Number Rev
Date: Sheet
of
Copyright (c) 2011 by Terasic Technologies Inc. Taiwan.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.
All rights reserved.
FPGA BANK 7 & 8 B
Cyclone V GX Starter Kit
B
523Wednesday, August 14, 2013
Bank 8A
CYCLONE V GX BANK 8
5CGXFC5C6F27C7N
U14-9
IO_8A/DIFFIO_TX_T42P/DQ6T/T_CA_0
A5
IO_8A/DIFFIO_TX_T42N/DQ6T/T_CA_1
B6
IO_8A/DIFFIO_RX_T43P/DQ6T/T_CA_4
H8
IO_8A/DIFFIO_RX_T43N/DQ6T/T_CA_5
H9
IO_8A/DIFFIO_RX_T45P/DQS6T/T_CK
M9
IO_8A/DIFFIO_TX_T46P/T_CA_6
D6
IO_8A/DIFFIO_RX_T45N/DQSN6T/T_CKN
L9
IO_8A/DIFFIO_TX_T46N/DQ6T/T_CA_7
E6
IO_8A/DIFFIO_RX_T47P/DQ6T
H10
IO_8A/DIFFIO_TX_T48P/DQ6T
D7
IO_8A/DIFFIO_RX_T47N/DQ6T
G10
IO_8A/DIFFIO_TX_T48N/GND
C7
IO_8A/DIFFIO_TX_T50P/DQ7T
F6
IO_8A/DIFFIO_TX_T50N/DQ7T
G6
IO_8A/DIFFIO_RX_T51P/DQ7T/T_CA_8
K8
IO_8A/DIFFIO_TX_T52P/DQ7T
G7
IO_8A/DIFFIO_RX_T51N/DQ7T/T_CA_9
J8
IO_8A/DIFFIO_TX_T52N/DQ7T
F7
IO_8A/DIFFIO_RX_T53P/DQS7T/T_CSN_0
K10
IO_8A/DIFFIO_TX_T54P
H7
IO_8A/DIFFIO_RX_T53N/DQSN7T/T_CSN_1
J10
IO_8A/DIFFIO_TX_T54N/DQ7T
J7
IO_8A/DIFFIO_RX_T55P/DQ7T
L7
IO_8A/DIFFIO_TX_T56P/DQ7T
D8
IO_8A/DIFFIO_RX_T55N/DQ7T
K6
IO_8A/DIFFIO_TX_T56N/GND
E9
CYCLONE V GX BANK 7
Bank 7A
5CGXFC5C6F27C7N
U14-8
IO_7A/DIFFIO_RX_T1P/GND
H15
IO_7A/DIFFIO_TX_T2P/DQ1T/T_DM_4
C23
IO_7A/DIFFIO_RX_T1N/GND
J16
IO_7A/DIFFIO_TX_T2N/DQ1T/T_DQ_39
C22
IO_7A/DIFFIO_RX_T3P/DQ1T/T_DQ_37
B24
IO_7A/DIFFIO_TX_T4P/DQ1T/T_DQ_38
A23
IO_7A/DIFFIO_RX_T3N/DQ1T/T_DQ_36
A24
IO_7A/DIFFIO_TX_T4N/DQ1T/GND
A22
IO_7A/DIFFIO_RX_T5P/DQS1T/T_DQS_4
H18
IO_7A/DIFFIO_TX_T6P/GND
B22
IO_7A/DIFFIO_RX_T5N/DQSN1T/T_DQSN_4
H17
IO_7A/DIFFIO_TX_T6N/DQ1T/T_DQ_35
A21
IO_7A/DIFFIO_RX_T7P/DQ1T/T_DQ_33
D21
IO_7A/DIFFIO_TX_T8P/DQ1T/T_DQ_34
B21
IO_7A/DIFFIO_RX_T7N/DQ1T/T_DQ_32
D20
IO_7A/DIFFIO_TX_T8N/GND
B20
IO_7A/DIFFIO_RX_T9P/GND
G16
IO_7A/DIFFIO_TX_T10P/DQ2T/T_DM_3
C20
IO_7A/DIFFIO_RX_T9N/GND
G17
IO_7A/DIFFIO_TX_T10N/DQ2T/T_DQ_31
B19
IO_7A/DIFFIO_RX_T11P/DQ2T/T_DQ_29
E20
IO_7A/DIFFIO_TX_T12P/DQ2T/T_DQ_30
C19
IO_7A/DIFFIO_RX_T11N/DQ2T/T_DQ_28
E19
IO_7A/DIFFIO_TX_T12N/DQ2T/GND
C18
IO_7A/DIFFIO_RX_T13P/DQS2T/T_DQS_3
J12
IO_7A/DIFFIO_TX_T14P/GND
A19
IO_7A/DIFFIO_RX_T13N/DQSN2T/T_DQSN_3
J11
IO_7A/DIFFIO_TX_T14N/DQ2T/T_DQ_27
A18
IO_7A/DIFFIO_RX_T15P/DQ2T/T_DQ_25
D18
IO_7A/DIFFIO_TX_T16P/DQ2T/T_DQ_26
A17
IO_7A/DIFFIO_RX_T15N/DQ2T/T_DQ_24
D17
IO_7A/DIFFIO_TX_T16N/GND
A16
IO_7A/DIFFIO_RX_T17P/GND
H14
IO_7A/DIFFIO_TX_T18P/DQ3T/T_DM_2
C17
IO_7A/DIFFIO_RX_T17N/GND
H13
IO_7A/DIFFIO_TX_T18N/DQ3T/T_DQ_23
B17
IO_7A/DIFFIO_RX_T19P/DQ3T/T_DQ_21
E18
IO_7A/DIFFIO_TX_T20P/DQ3T/T_DQ_22
A14
IO_7A/DIFFIO_RX_T19N/DQ3T/T_DQ_20
F18
IO_7A/DIFFIO_TX_T20N/DQ3T/GND
B14
IO_7A/DIFFIO_RX_T21P/DQS3T/T_DQS_2
L12
IO_7A/DIFFIO_TX_T22P/T_RESETN
B15
IO_7A/DIFFIO_RX_T21N/DQSN3T/T_DQSN_2
K11
IO_7A/DIFFIO_TX_T22N/DQ3T/T_DQ_19
C15
IO_7A/DIFFIO_RX_T23P/DQ3T/T_DQ_17
C14
IO_7A/DIFFIO_TX_T24P/DQ3T/T_DQ_18
A8
IO_7A/DIFFIO_RX_T23N/DQ3T/T_DQ_16
D15
IO_7A/DIFFIO_TX_T24N/GND
A9
IO_7A/DIFFIO_TX_T26P/DQ4T/T_DM_1
C9
IO_7A/DIFFIO_TX_T26N/DQ4T/T_DQ_15
B9
IO_7A/DIFFIO_RX_T27P/DQ4T/T_DQ_13
E16
IO_7A/DIFFIO_TX_T28P/DQ4T/T_DQ_14
D10
IO_7A/DIFFIO_RX_T27N/DQ4T/T_DQ_12
D16
IO_7A/DIFFIO_TX_T28N/DQ4T/T_CKE_0
C10
IO_7A/DIFFIO_RX_T29P/DQS4T/T_DQS_1
N12
IO_7A/DIFFIO_TX_T30P/T_CKE_1
B10
IO_7A/DIFFIO_RX_T29N/DQSN4T/T_DQSN_1
M12
IO_7A/DIFFIO_TX_T30N/DQ4T/T_DQ_11
A11
IO_7A/DIFFIO_RX_T31P/DQ4T/T_DQ_9
F16
IO_7A/DIFFIO_TX_T32P/DQ4T/T_DQ_10
E10
IO_7A/DIFFIO_RX_T31N/DQ4T/T_DQ_8
E15
IO_7A/DIFFIO_TX_T32N/GND
E11
IO_7A/DIFFIO_TX_T34P/DQ5T/T_DM_0
B12
IO_7A/DIFFIO_TX_T34N/DQ5T/T_DQ_7
A13
IO_7A/DIFFIO_RX_T35P/DQ5T/T_DQ_5
G12
IO_7A/DIFFIO_TX_T36P/DQ5T/T_DQ_6
A12
IO_7A/DIFFIO_RX_T35N/DQ5T/T_DQ_4
F12
IO_7A/DIFFIO_TX_T36N/DQ5T/T_ODT_1
B11
IO_7A/DIFFIO_RX_T37P/DQS5T/T_DQS_0
M11
IO_7A/DIFFIO_TX_T38P/T_ODT_0
C13
IO_7A/DIFFIO_RX_T37N/DQSN5T/T_DQSN_0
L11
IO_7A/DIFFIO_TX_T38N/DQ5T/T_DQ_3
C12
IO_7A/DIFFIO_RX_T39P/DQ5T/T_DQ_1
E13
IO_7A/DIFFIO_TX_T40P/DQ5T/T_DQ_2
D11
IO_7A/DIFFIO_RX_T39N/DQ5T/T_DQ_0
D13
IO_7A/RZQ_2/DIFFIO_TX_T40N
D12
剩余22页未读,继续阅读
资源评论
tbw2_163_com
- 粉丝: 0
- 资源: 5
上传资源 快速赚钱
- 我的内容管理 展开
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功